

Document Title

A8137M0 Data Sheet, 2.4GHz FSK/GFSK 13dBm SoC

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>	<u>Remark</u>
0.0	Initial issue.	Aug. 2016	Objective
0.1	Revise pin configuration 、 pin description. update chapter 9 Revise chapter 22.4	Feb. 2017	Preliminary
0.2	Update features, chapter 9 and pin descriptions.	Jun. 2017	Preliminary
0.3	Update M0 and peripherals chapter. Modify IAP function.	Jan. 2018	Preliminary

Important Notice:

AMICCOM reserves the right to make changes to its products or to discontinue any integrated circuit product or service without notice. AMICCOM integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices or systems or other critical applications. Use of AMICCOM products in such applications is understood to be fully at the risk of the customer.

Table of Contents

1. General Description	6
2. Typical Applications	6
3. Features	6
4. Pin Configurations	8
5. Pin Descriptions (I: input; O: output, I/O: input or output)	9
6. Chip Block Diagram	10
7. Absolute Maximum Ratings	11
8. Electrical Specification	12
9. Register List	14
9.1 RF Register Overview	14
9.1.1 Reset Register (Address: 0x50001000)	19
9.1.2 Strobe Command Register (Address: 0x50001004)	19
9.1.3 Mode Control Register (Address: 0x50001008)	20
9.1.4 Status Register (Address: 0x50001010)	21
9.1.5 RF interrupt Register (Address: 0x50001014)	22
9.1.6 ID I Register (Address: 0x50001018)	22
9.1.7 ID II Register (Address: 0x5000101C)	23
9.1.8 FIFO Control Register (Address: 0x50001020)	23
9.1.9 Data Rate Register (Address: 0x50001024)	24
9.1.10 RF GIO Register (Address: 0x50001028)	24
9.1.11 Calibration Control Register (Address: 0x50001080)	25
9.1.12 IF Control Register (Address: 0x50001084)	26
9.1.13 VCO Current Register (Address: 0x50001088)	26
9.1.14 VCO band Register (Address: 0x5000108C)	27
9.1.15 VCO Deviation I Register (Address: 0x50001090)	28
9.1.16 VCO Deviation II Register (Address: 0x50001094)	28
9.1.17 Channel Register (Address: 0x500010C0)	29
9.1.18 Radio Frequency I Register (Address: 0x500010C4)	29
9.1.19 Radio Frequency II Register (Address: 0x500010C8)	30
9.1.20 Channel Group Register (Address: 0x500010CC)	31
9.1.21 TX Control Register (Address: 0x50001100)	31
9.1.22 TX Power Register (Address: 0x50001104)	32
9.1.23 TX Ramp Register (Address: 0x50001108)	32
9.1.24 TX Modulation Register (Address: 0x5000110C)	33
9.1.25 RX Control Register (Address: 0x50001140)	34
9.1.26 RX Gain I Register (Address: 0x50001144)	34
9.1.27 RX Gain II Register (Address: 0x50001148)	35
9.1.28 RX DEM I Register (Address: 0x50001150)	36
9.1.29 RX DEM II Register (Address: 0x50001154)	36
9.1.30 CODE I Register (Address: 0x50001180)	36
9.1.31 CODE II Register (Address: 0x50001184)	37
9.1.32 CODE III Register (Address: 0x50001188)	38
9.1.33 CODE IV Register (Address: 0x5000118C)	38
9.1.34 DELAY Register (Address: 0x500011C0)	39
9.1.35 RF CK Control I Register (Address: 0x500011C4)	40
9.1.36 RF CK Control II Register (Address: 0x500011C8)	41
9.1.37 Charge Pump Register (Address: 0x500011D0)	41
9.1.38 RF TEST I Register (Address: 0x500011D4)	42
9.1.39 RF TEST II Register (Address: 0x500011D8)	42
9.1.40 TEST III Register (Address: 0x500011DC)	43
9.1.41 IF TEST I Register (Address: 0x500011E0)	43
9.1.42 IF TEST II Register (Address: 0x500011E4)	44
9.1.43 WORWOT I Register (Address: 0x50001200)	45
9.1.44 WORWOT II Register (Address: 0x50001204)	45
9.1.45 WORWOT III Register (Address: 0x50001208)	46
9.1.46 8BIT ADC Control Register (Address: 0x50001240)	47
9.1.47 8Bit ADC Threshold Register (Address: 0x50001244)	47
9.1.48 8Bit ADC CAL Register (Address: 0x50001248)	48
9.1.49 RF4CE Mode Select Register (Address: 0x50001300)	48
9.1.50 RF4CE CSMA-CA Register (Address: 0x50001304)	50

9.1.51 RF4CE ART Register (Address: 0x50001308).....	50
9.1.52 RF4CE ACK Register (Address: 0x5000130C).....	51
9.1.53 RF4CE LQI Register (Address: 0x50001310).....	51
9.1.54 RF4CE PNG Register (Address: 0x50001328).....	52
9.1.55 TX/RX FIFO Register (Address: 0x50001400 ~ 0x500014FF)	52
9.1.56 USID Register (Address: 0x5000F000)	52
9.2 Power control register start at Address[31:0]= 0x50000000.....	53
9.2.1 Battery detect Register (Address: 0x50000000).....	54
9.2.2 Flash Control Register (Address: 0x50000004).....	55
9.2.3 Power Control I Register (Address: 0x50000008)	55
9.2.4 Power Control II Register (Address: 0x5000000C).....	57
9.2.5 Charger Control Register (Address: 0x50000020).....	57
9.2.6 RC Control I Register (Address: 0x50000040)	58
9.2.7 RC Control II Register (Address: 0x50000044)	59
9.2.8 RC Target Control Register (Address: 0x50000048).....	60
9.2.9 XRC Control I Register (Address: 0x50000050).....	60
9.2.10 XRC Control II Register (Address: 0x50000054).....	61
9.2.11 XRC Target Control Register (Address: 0x50000058)	61
9.3 12bit ADC control register start at Address[31:0]= 0x50008000	62
9.3.1 12bit ADC Control Register (Address: 0x50008000)	62
9.3.2 12bit ADC Register (Address: 0x50008004).....	63
9.3.3 12bit ADC INTSTATE Register (Address: 0x50008008).....	63
9.4 Flash memory controller register start at Address[31:0]= 0x4001F000	64
10. A8137M0 RF	69
10.1 Strobe Command	69
10.1.1 Strobe Command - Sleep MODE	69
10.1.2 Strobe Command - Reserved MODE	69
10.1.3 Strobe Command - Standby MODE	69
10.1.4 Strobe Command - PLL MODE	69
10.1.5 Strobe Command - RX MODE	69
10.1.6 Strobe Command - TX MODE	69
10.2 RF Reset Command.....	69
10.3 FIFO Accessing Command	69
10.4 Frame Structure	69
10.5 Transceiver Frequency	70
10.6 State machine	71
10.7 FIFO mode	72
10.8 Calibration	73
10.8.1 Calibration Procedure	73
11. SoC Architectural Overview.....	74
11.1 ARM Cortex-M0	74
11.1.1 Feature	74
11.2 Memory Organization	76
11.3 Nested Vectored Interrupt Controller (NVIC)	76
11.3.1 Feature	76
11.3.2 Exception Types and Interrupt Map	77
11.4 Reset source	79
11.5 Clock Source	80
11.6 System Timer (SysTick).....	80
11.6.1 SysTick Control and Status Register (Address:0xE000E010).....	80
11.6.2 SysTick Reload Value Register (Address:0xE000E014).....	81
11.6.3 SysTick Current Value Register (Address:0xE000E018)	81
11.7 Slow Clock Source	81
11.7.1 Turn on External RTC XTAL.....	81
11.7.2 Turn on Internal RC OSC	81
12. I/O Ports.....	82
12.1 FEATURE.....	82
12.2 BLOCK DIAGRAM	82
12.3 REGISTER.....	82
12.3.1 Register List.....	82
12.3.2 Register Description	83
12.4 FUNCTION DESCRIPTION	86

12.4.1 Output Enable (OE)	86
12.4.2 WUN interrupt (WUN_INT)	87
12.4.3 GPIO0 interrupt (GPIO0_INT)	87
12.4.4 Debug Interface and Flash Mask	87
13. Timer	89
13.1 FEATURE	89
13.2 PINS DESCRIPTION	89
13.3 BLOCK DIAGRAM	89
13.4 REGISTER	89
13.4.1 Base Address List	89
13.4.2 Register List	89
13.4.3 Register Description	89
13.5 FUNCTION DESCRIPTION	91
13.5.1 VALUE and RELOAD	91
13.5.2 Input-edge Counter	91
13.5.3 Time Capture	91
13.5.4 Timer Interrupt	91
14. Dual Timer	92
14.1 FEATURE	92
14.2 BLOCK DIAGRAM	92
14.3 REGISTER	92
14.3.1 Base Address List	92
14.3.2 Register List	92
14.3.3 Register Description	93
14.4 FUNCTION DESCRIPTION	94
14.4.1 Operation Mode	94
14.4.2 LOAD and BGLOAD	94
14.4.3 Interrupt	95
15. Watchdog Timer	96
15.1 FEATURE	96
15.2 BLOCK DIAGRAM	96
15.3 REGISTER	96
15.3.1 Register List	96
15.3.2 Register Description	96
15.4 FUNCTION DESCRIPTION	98
15.4.1 Watchdog Interrupt	98
15.4.2 Watchdog Reset	98
15.5 PROCEDURE	98
15.5.1 Watchdog Enable	98
15.5.2 Watchdog Reset Enable	98
16. PWM	99
16.1 FEATURES	99
16.2 PINS DESCRIPTION	99
16.3 BLOCK DIAGRAM	99
16.4 REGISTER	99
16.4.1 Register list	99
16.4.2 Register Description	100
16.5 FUNCTION DESCRIPTION	101
16.6 PROCEDURE	101
17. UART	102
17.1 FEATURE	102
17.2 PINS DESCRIPTION	102
17.3 BLOCK DIAGRAM	102
17.4 REGISTER	103
17.4.1 Base Address List	103
17.4.2 Register List	103
17.4.3 Register Description	103
17.5 FUNCTION DESCRIPTION	104
17.5.1 I/O pin setting	104
17.5.2 UART Baud Rate	105
17.5.3 UART TX state and interrupt	105
17.5.4 UART RX state and interrupt	106

17.6 PROCEDURE	106
18. I ² C Interface	107
18.1 FEATURE	107
18.2 PINS DESCRIPTION	107
18.3 BLOCK DIAGRAM	107
18.4 REGISTER	108
18.4.1 Register List	108
18.4.2 I ² C Master Register Description	108
18.4.3 I ² C Slave Register Description	110
18.5 FUNCTION DESCRIPTION	112
18.5.1 I ² C Transmission Format	112
18.5.2 I ² C Transmission Speed	114
18.5.3 I ² C Master	115
18.5.4 I ² C Slave	121
18.5.5 10 Bit Address	122
19. SPI Interface	123
19.1 FEATURES	123
19.2 PINS DESCRIPTION	123
19.3 BLOCK DIAGRAM	123
19.4 REGISTER	123
19.4.1 Register list	123
19.4.2 Register Description	124
19.5 FUNCTION DESCRIPTION	127
19.5.1 SPI Master and SPI Slave	127
19.5.2 SPI_SCK speed	127
19.5.3 SPI Transmission Format	128
19.5.4 SPI FIFO	129
19.5.5 SPI FIFO interrupt	130
19.5.6 SPI Master Transmit	130
19.5.7 SPI Slave Transmit	132
20. Power Management	134
21. ADC (Analog to Digital Converter)	135
21.1 8 bit ADC	135
21.1.1 RSSI Measurement	135
21.1.2 Carrier Detect	136
21.2 12-bits SAR ADC	136
22. Battery Detect	138
23. Flash and IAP	139
23.1 FLASH LIBRARY	139
23.1.1 Flash Protect	139
23.1.2 Page Write	139
23.1.3 Sector Erase	139
24. Charger	140
24.1 Charge cycle	140
24.1.1 Trickle Charge Mode	140
24.1.2 Ramp Current Charge Mode	140
24.1.3 Constant Voltage Charge Mode	140
24.1.4 Standby Mode	140
24.1.5 Re-Charge Mode	140
24.2 Charge Protection	141
24.2.1 Over-Temperature Protection (OTP)	141
24.2.2 Over-Voltage Protection (OVP)	141
24.2.3 Over-Current Protection (OCP)	141
25. Application circuit	143
26. Abbreviations	144
27. Ordering Information	145
28. Package Information	146
29. Top Marking Information	147
30. Reflow Profile	148
31. Tape Reel Information	149
32. Product Status	150

1. General Description

A8137M0 is a high performance and low cost 2.4GHz ISM band FSK/GFSK wireless SoC. It integrates M0 micro controller, 64KBytes flash memory, 8KBytes SRAM.

For packet handling, A8137M0 has built-in separated 64-bytes TX/RX FIFO for data buffering and burst transmission, auto-ack and auto-resend, CRC for error packet filtering, FEC for 1-bit data correction per code word, RSSI for clear channel assessment, thermal sensor for monitoring relative temperature, WOR (Wake on RX) function to support periodically wake up from sleep mode to RX mode and listen for incoming packets without MCU interaction, data whitening for data encryption / decryption. Those functions are very easy to use while developing a wireless system.

It also integrates charger for 4.2V Li-Ion battery.

2. Typical Applications

- Wireless sensor network
- 2.4GHz active RFID
- 2400 ~ 2483.5 MHz ISM system
- Smart remote controller
- Home and building automation
- Wireless toys and game controllers

3. Features

RF

- Frequency band: 2400 – 2483.5MHz.
- FSK and GFSK modulation
- High sensitivity:
 - ◆ -92dBm at 2Mbps data rate
- Programmable data rate 8K ~ 2Mbps
- Fast settling time synthesizer for frequency hopping system
- Support 16MHz crystal
- Easy to use.
 - ◆ Change frequency channel by one register setting
 - ◆ 8-bits Digital RSSI for clear channel indication
 - ◆ Auto RSSI measurement
 - ◆ Auto WOR (wake up when receive RX packet)
 - ◆ Auto WOT (wake up to transmit TX packet)
 - ◆ Auto Calibrations
 - ◆ Auto IF function
 - ◆ Auto Frequency Compensation
 - ◆ Auto CRC Check and filtering
 - ◆ Separated 64 bytes RX and TX FIFO
 - ◆ Support logical FIFO extension up to 256 bytes
 - ◆ Auto-ACK and Auto-resend scheme
 - ◆ Clear channel assessment (CCA)
 - ◆ Support ED (Energy Detect) for CCA
 - ◆ Auto CSMA-CA

Low Power

- Wide Range Operation Voltage from 2.0V ~ 3.6V
- RX current consumption: 20mA @ MCU clock= 16MHz
- TX current consumption: 57mA @ 13dBm, MCU clock= 16MHz
- Power saving MODE without sleep timer, 2KB SRAM retention (2.5uA)
- Power saving MODE with sleep timer, 2KB SRAM retention (3uA)

Microcontroller

- High performance ARM-M0 MCU
- 64KB Flash memory with copy protection, 8KB SARM

Peripherals

- Two UART, one I²C, one SPI serial communication
- Operation clock: 1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of crystal oscillator
- Two 32-bit timers and one 32-bit dual mode timer
- 8 channels PWM
- Watchdog timer
- One 24-bit Sleep timer by IRC
- In-Circuit Debugger
- In-System programming/ In-Application programming
- 24 GPIO and Key wake-up
- Built-in thermal sensor for monitoring relative temperature
- Built-in eight channels 12-bits ADC for general purpose analog input (0V ~ 1.8 V)
- Built-in Low Battery Detector
- Integrate charger for 4.2V Li-Ion battery

Layout

- Package size: QFN6x6 48 pins

AMICCOM CONFIDENTIAL

4. Pin Configurations




Figure 4.1 A8137M0 QFN 6x6 48 pin Package Top View

5. Pin Descriptions (I: input; O: output, I/O: input or output)

Pin No.	Symbol	I/O	Function Description
1	TS	AI	Temperature sense input.
2	VDD_TS	AO	VDD_TS supply voltage output.
3	VRCC	AO	Reference of charge current setting.
4	VRFL	AO	Reference of float voltage.
5	VDD_S	AO	VDD_S supply voltage output.
6	BG	AO	Band gap output.
7	VDD_R	AO	IF test pin
8	VDD_A	AO	VDD_A supply voltage output.
9	RFN	AIO	Negative RF IO.
10	RFP	AIO	Positive RF IO.
11	VDD_PA	AO	PA supply voltage output.
12	REGI_PA	AI	PA regulator input.
13	VDD_P	AO	PLL supply voltage output.
14	LPF	AO	PLL loop filter output.
15	XI	AI	Crystal oscillator input.
16	XO	AO	Crystal oscillator output.
17	REGI	AI	Regulator input.
18	VDD_D	AO	VDD_D supply voltage output.
19	VDD_FH	AO	Flash high voltage output.
20	P0.0	DIO	SPI_CS
21	P0.1	DIO	SPI_MISO
22	P0.2	DIO	SPI_MOSI
23	P0.3	DIO	SPI_SCK
24	P0.4	DIO	I ² CL
25	P0.5	DIO	I ² CD
26	P0.6	DIO	SWDIOTMS
27	P0.7	DIO	SWCLKTCK
28	P0.8	DIO/AI	Timer0_EIN/ADC2
29	P0.9	DIO/AI	Timer1_EIN/ADC3
30	P1.0	DIO	PWM2
31	P0.11	DIO	PWM3
32	P0.12	DIO/AI	PWM4/ADC4/ICE_MODE
33	P0.13	DIO/AI	PWM5/ADC5//BB_GIO1/FLASH_MASK
34	P0.14	DIO/AI	PWM6/ADC6/BB_GIO2
35	P0.15	DIO/AI	PWM7/ADC7/BB_CKO
36	P0.16	DIO	UART0_RX
37	P0.17	DIO	UART0_TX
38	P0.18	DIO/AI	UART1_RX/ADC0
39	P0.19	DIO/AI	UART1_TX/ADC1
40	P0.20	DIO	UART2_RX/PWM0.
41	P0.21	DIO	UART2_TX/PWM1.
42	P0.22	DIO/AI	RTCI
43	P0.23	DIO/AO	RTCO
44	RESETN	DI	RESETN input.
45	VDD_IO	AI	VDD_IO supply voltage input.
46	VCHRO	AO	Charger voltage output.
47	VBAT	AO	Charger current output.
48	VDD_C	AI	Charger supply voltage input.
	Back side plate	G	Ground. Back side plate shall be well-solder to ground; otherwise, it will impact RF performance.

Table 5.1 A8137M0 QFN6x6 48 pins

6. Chip Block Diagram




Figure 6.1 A8137M0 Block Diagram

7. Absolute Maximum Ratings

Parameter	With respect to	Rating	Unit
Supply voltage range (VDD_C)	GND	-0.3 ~ 5.5	V
Supply voltage range (VDD_IO)	GND	-0.3 ~ 3.6	V
Digital IO pins range	GND	-0.3 ~ VDD_IO+0.3	V
Voltage on the analog pins range	GND	-0.3 ~ Core voltage+0.3	V
Input RF level		10	dBm
Storage Temperature range		-55 ~ 125	°C
ESD Rating	HBM	+/- 2KV*	V
	MM	+/- 100V*	V

*Stresses above those listed under “Absolute Maximum Rating” may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

*Device is ESD sensitive. Use appropriate ESD precautions. HBM (Human Body Mode) is tested under MIL-STD-883F Method 3015.7. MM (Machine Mode) is tested under JEDEC EIA/JESD22-A115-A.

*Device is Moisture Sensitivity Level III (MSL 3).

* RF PIN is HBM ± 1000V and MM ± 50V.



8. Electrical Specification

(Ta=25°C, VDD_IO=3.3V, data rate= 2Mbps, F_{XTAL} =16MHz, On Chip Regulator = 1.2V, PN9 pattern, with matching network and low pass filter, unless otherwise noted.)

Parameter	Description	Min.	Typ.	Max.	Unit
General					
Operating Temperature		-40		85	°C
Supply Voltage (VDD_C)	Charger supply input	4.5	5	5.25	V
Supply Voltage (VDD_IO)	IO supply input	2.0	3.3	3.6	V
Current Consumption (MCU in stop mode and RF in sleep mode)	PM1 with sleep timer (2KB SRAM retention)		3.6		uA
	PM2 with sleep timer (2KB SRAM retention)		3.6		uA
	PM3 with sleep timer (2KB SRAM retention)		3		uA
	PM3 without sleep timer (2KB SRAM retention)		2.5		uA
Current Consumption (MCU in normal mode) MCU Clock @ 16MHz	Sleep Mode		3.5		mA
	Standby Mode		4		mA
	PLL Mode		9		mA
	RX Mode (AGC On)		20		mA
	TX Mode (@13dBm output)		57		mA
Synthesizer block					
Crystal settling Time* ¹	PM to standby (XTAL SMD2016)		0.6		ms
Crystal frequency			16		MHz
Crystal tolerance* ²			±20		ppm
Crystal Load Capacitance			9		pF
Crystal ESR				80	ohm
PLL settling Time	Standby to PLL		50		μs
Transmitter					
Carrier Frequency		2400		2483.5	MHz
Maximum Output Power			13		dBm
RF Power Control Range			25		dB
Out Band Spurious Emission	30MHz~1GHz			-36	dBm
	1GHz~12.75GHz			-30	
	1.8GHz~ 1.9GHz			-47	
	5.15GHz~ 5.3GHz			-47	
Data rate		8K	2M	2M	bps
Frequency deviation	2Mbps		500K		Hz
	1Mbps		250K		Hz
TX settling Time	PLL to TX		60		μs
Receiver					
Receiver sensitivity@ BER = 0.1%	2M mode		-92		dBm
IF Filter bandwidth	2Mbps		2.5		MHz
	1Mbps		1.25		MHz
IF center frequency	2Mbps		2		MHz
	2Mbps		1		MHz
Interference* ³	Co-Channel (C/I _o)		11		dB

	1 st Adjacent Channel (C/I ₁)		2		dB
	2 nd Adjacent Channel (C/I ₂)		-18		dB
	3 rd Adjacent Channel (C/I ₃)		-28		dB
	Image (C/I _{IM})		-12		dB
Maximum Operating Input Power	@RF input (BER = 0.1%)			0	dBm
RX Spurious Emission	30MHz~1GHz			-57	dBm
	1GHz~12.75GHz			-47	dBm
RSSI Range	@RF input	-100		-20	dBm
RX settling Time	PLL to RX		60		μs
SPI					
SCK period			4		MHz
MISO setup		10			ns
MISO hold		10			ns
12Bit SAR ADC					
Input voltage range		0		1.8	V
Reference voltage			1.8		V
Input capacitor			25		pF
Sampling frequency		15.625		125	KHz
ENOB			10		bit
INL			+/- 2		LSB
DNL			+/-1		LSB
Current consumption			0.4		mA
Regulator					
Regulator settling time	Connected to 0.2μF		200		μs
Band-gap reference voltage			1.2		V
Regulator output voltage			1.2		V
Digital I/O DC characteristics					
High Level Input Voltage (V _{IH})		0.8* VDD_IO		VDD_IO	V
Low Level Input Voltage (V _{IL})		0		0.2* VDD_IO	V
High Level Output Voltage (V _{OH})	@I _{OH} = -0.5mA	VDD_IO -0.4		VDD_IO	V
Source current	@VOH = 2.4V		10		mA
Low Level Output Voltage (V _{OL})	@I _{OL} = 0.5mA	0		0.4	V
Sink current	@VOL = 0.4V		5		mA
Charger					
Regulated output (float) voltage			4.2		V
Trickle charge threshold voltage			2.9		V
Recharge battery threshold voltage	V _{FLOAT} -V _{RECHRG}		200		mV
Under voltage			4.2		V
Trickle charge current	0.1C		15		mA
BAT charge current	1C		150		mA
Standby current			130		uA
Shutdown current			1		uA

Note 1: Crystal settling time is depended on crystal package type, ESR and Cm.

Note 2: For low data rate application, crystal tolerance should be tightened. Please contact AMICCOM's FAE.

Note 3: The wanted signal is set above sensitivity level +3dB. The modulation data of wanted signal and interferer are PN9 and PN15, respectively. Channel spacing is one IF frequency.

9. Register List

A8137M0 contains Peripheral Register、RF Register and Power Control Register

9.1 RF Register Overview

RF control register start at Address[31:0]= 50001000

Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
Reset	0x0000	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W									RESETN	FWPRN	FRPRN	FIFOR N	BFCRN			
Strobe Command	0x0004	R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W									STRB7	STRB6	STRB5	STRB4	STRB3	STRB2	STRB1	STRB0
		R																
Mode Control	0x0008	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W									LENS	FIFOSS		AIF	DFCD	DFCRC	FMT	FMS
STATUS	0x0010	R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W																
		R	FPEN			CSMAF	CCAF	FPF	FECF	CRCF	CER	XER	PLLER	TRSR	TRER	RFSTAT E2	RFSTAT E1	RFSTAT E0
RF Interrupt	0x0014	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W																
ID I	0x0018	R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W	ID31	ID30	ID29	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID19	ID18	ID17	ID16
		R	ID31	ID30	ID29	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID19	ID18	ID17	ID16
ID II	0x001C		BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
		R	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
		W	ID63	ID62	ID61	ID60	ID59	ID58	ID57	ID56	ID55	ID54	ID53	ID52	ID51	ID50	ID49	ID48
FIFO Control	0x0020	R	ID63	ID62	ID61	ID60	ID59	ID58	ID57	ID56	ID55	ID54	ID53	ID52	ID51	ID50	ID49	ID48
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W	ID47	ID46	ID45	ID44	ID43	ID42	ID41	ID40	ID39	ID38	ID37	ID36	ID35	ID34	ID33	ID32
		R	ID47	ID46	ID45	ID44	ID43	ID42	ID41	ID40	ID39	ID38	ID37	ID36	ID35	ID34	ID33	ID32
Data Rate	0x0024	W	FPM1	FPM0														
		R	FPM1	FPM0														
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W									PHR7	PHR6	PHR5	PHR4	PHR3	PHR2	PHR1	PHR0
RF GIO	0x0028	R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W																
		R																

		W		GIO2I			GIO2S3	GIO2S2	GIO2S1	GIO2S0		GIO1I				GIO1S3	GIO1S2	GIO1S1	GIO1S0
		R															P_IRQO	P_IRQ1O	P_CKO
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
Calibration	0x0080	W																	
		R																	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W												RSSC	VDC	VCC	VBC	FBC	
		R												RSSC	VDC	VCC	VBC	FBC	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
IF Control	0x0084	W																	
		R																	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W												MFBS	MFBS	MFBS	MFBS	MFBS	
		R				FCD4	FCD3	FCD2	FCD1	FCD0				FBCF	FB3	FB2	FB1	FB0	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
VCO Current	0x0088	W																	
		R																	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W							PKT1	PKT0	PKTH	PKS	VCCS	MVCS	VCOC3	VCOC2	VCOC1	VCOC0	
		R												FVCC	VCB3	VCB2	VCB1	VCB0	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
VCO band	0x008C	W								MDAGS	MDAG7	MDAG6	MDAG5	MDAG4	MDAG3	MDAG2	MDAG1	MDAG0	
		R									ADAG7	ADAG6	ADAG5	ADAG4	ADAG3	ADAG2	ADAG1	ADAG0	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W													MVBS	MVB3	MVB2	MVB1	MVB0
		R												VBCF	VB3	VB2	VB1	VB0	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
VCO Deviation	0x0090	W																DEVCM	
		R																	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W										VMG7	VMG6	VMG5	VMG4	VMG3	VMG2	VMG1	VMG0
		R																VMG0	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
VCO Deviation II	0x0094	W																	
		R																	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W										DEV53	DEV52	DEV51	DEV50	DAMR_M	VMTE_M	VMS_M	MSEL
		R										DEVA7	DEVA6	DEVA5	DEVA4	DEVA3	DEVA2	DEVA1	DEVA0
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
Channel I	0x00C0	W																	
		R																	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W										CHN7	CHN6	CHN5	CHN4	CHN3	CHN2	CHN1	CHN0
		R										CHN7	CHN6	CHN5	CHN4	CHN3	CHN2	CHN1	CHN0
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
Radio Frequency I	0x00C4	W								BIP8	BIP7	BIP6	BIP5	BIP4	BIP3	BIP2	BIP1	BIP0	
		R									IP8	IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W	BFP15	BFP14	BFP13	BFP12	BFP11	BFP10	BFP9	BFP8	BFP7	BFP6	BFP5	BFP4	BFP3	BFP2	BFP1	BFP0	
		R	--	AC14	AC13	AC12	AC11	AC10	AC9	AC8	AC7	AC6	AC5	AC4	AC3	AC2	AC1	AC0	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
Radio Frequency II	0x00C8	W																	
		R																	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W			CHR14	CHR13	CHR12	CHR11	CHR10	CHR9	CHR8	CHR7	CHR6	CHR5	CHR4	CHR3	CHR2	CHR1	CHR0
		R		CHR14	CHR13	CHR12	CHR11	CHR10	CHR9	CHR8	CHR7	CHR6	CHR5	CHR4	CHR3	CHR2	CHR1	CHR0	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
Channel I Group	0x00CC	W																	
		R																	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
		W	CHGL7	CHGL6	CHGL5	CHGL4	CHGL3	CHGL2	CHGL1	CHGL0	CHGH7	CHGH6	CHGH5	CHGH4	CHGH3	CHGH2	CHGH1	CHGH0	
		R	CHGL7	CHGL6	CHGL5	CHGL4	CHGL3	CHGL2	CHGL1	CHGL0	CHGH7	CHGH6	CHGH5	CHGH4	CHGH3	CHGH2	CHGH1	CHGH0	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	

TX Control	0x0100	W														FPS2	FPS1	FPS0
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W									PPS	TCPS	DEVSUB	GDR	FS	TXDI	TMDE	TME
TX Power	0x0104	R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W						PAV1	PAV0	PAB_HCS	PA_HCS	PWORS	TXCS	PAC2	PAC1	PAC0	TBG2	TBG1
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
TX Ramp	0x0108	W						RAMP2	RAMP1	RAMP0								
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W												TXUDS1	TXUDS0	TRT2	TRT1	TRT0
TX Modulation	0x010C	R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W						FDP2	FDP1	FDP0	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RX	0x0140	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W														RXDI	DMG	ULS
RX Gain I	0x0144	R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W											IGS1	IGS0	MGS1	MGS0	LGS1	LGS0
		R						VTB1	VTB0				IGS1	IGS0	MGS1	MGS0	LGS1	LGS0
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RX Gain II	0x0148	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W												AGCS1	AGCS0	AGCKS1	AGCKS0	AGCE
RX DEM I	0x0150	R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W										DCKS	RCP2	RCP1	RCP0	SLF2	SLF1	SLF0
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RX DEM II	0x0154	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W						DCM1	DCM0	DCV7	DCV7	DCV7	DCV7	DCV7	DCV7	DCV7	DCV7	DCV7
CODE I	0x0180	R						DCM1	DCM0	DCO7	DCO6	DCO5	DCO4	DCO3	DCO2	DCO1	DCO0	
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W													CRCIV	WHTS	FECS	CRCS
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
CODE II	0x0184	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W										WS6	WS5	WS4	WS3	WS2	WS1	WS0
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
CODE	0x0188	W																

III		R	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W	CRCPL15	CRCPL14	CRCPL13	CRCPL12	CRCPL11	CRCPL10	CRCPL9	CRCPL8	CRCPL7	CRCPL6	CRCPL5	CRCPL4	CRCPL3	CRCPL2	CRCPL1	CRCPL0
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
CODE IV	0x018C	W	CRCTIV15	CRCTIV14	CRCTIV13	CRCTIV12	CRCTIV11	CRCTIV10	CRCTIV9	CRCTIV8	CRCTIV7	CRCTIV6	CRCTIV5	CRCTIV4	CRCTIV3	CRCTIV2	CRCTIV1	CRCTIV0
		R																
		W	CRCRIV15	CRCRIV14	CRCRIV13	CRCRIV12	CRCRIV11	CRCRIV10	CRCRIV9	CRCRIV8	CRCRIV7	CRCRIV6	CRCRIV5	CRCRIV4	CRCRIV3	CRCRIV2	CRCRIV1	CRCRIV0
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
Delay	0x01C0	W					PTRS3	PTRS2	PTRS1	PTRS0	WSEL2	WSEL1	WSEL0	AGC_D1	AGC_D0		RS_DLY1	RS_DLY0
		R																
		W																
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF Clock Control I	0x01C4	W								RDU	CGC1	CGC0	CGS		XCP	XCC	XS	XEC
		R																
		W								HFR	CGFS1	CGFS0	BWS1	BWS0	GRC3	GRC2	GRC1	GRC0
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF Clock Control II	0x01C8	W																
		R																
		W											PRIC1	PRIC0	PRRC1	PRRC0	SDPW	NSDO
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
Charge Pump	0x01D0	W																CPS
		R																
		W								CPCH1	CPCH0	CPM3	CPM2	CPM1	CPM0	CPT3	CPT2	CPT1
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF Test I	0x01D4	W																
		R																
		W												CSXTL5	CSXTL4	CSXTL3	CSXTL2	CSXTL1
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF Test II	0x01D8	W									FGC1	FGC0	CTR5	CTR4	CTR3	CTR2	CTR1	CTR0
		R									FGCR1	FGCR0	CTRR5	CTRR4	CTRR3	CTRR2	CTRR1	CTRR0
		W													STM5	STM4	STM3	STM2
		R													STMR5	STMR4	STMR3	STMR2
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF Test III	0x01DC	W																
		R																
		W																
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
IF Test I	0x01E0	W																
		R																
		W																
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
IF Test II	0x01E4	W																
		R																
		W																
		R																
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16

Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
WOR & WOT I	0x0200	W																RNTWU NF
		R																TWUNF
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W			WUS1	WUS0	WTL P3	WTL P2	WTL P1	WTL P0							WORE	WOTE
		R														WORE	WOTE	TWWS
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
WOR & WOT II	0x0204	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W	R BTO15	R BTO14	R BTO13	R BTO12	R BTO11	R BTO10	R BTO9	R BTO8	R BTO7	R BTO6	R BTO5	R BTO4	R BTO3	R BTO2	R BTO1	R BTO0
		R	R BTD15	R BTD14	R BTD13	R BTD12	R BTD11	R BTD10	R BTD9	R BTD8	R BTD7	R BTD6	R BTD5	R BTD4	R BTD3	R BTD2	R BTD1	R BTD0
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
WOR & WOT III	0x0208	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W	R BT15	R BT14	R BT13	R BT12	R BT11	R BT10	R BT9	R BT8	R BT7	R BT6	R BT5	R BT4	R BT3	R BT2	R BT1	R BT0
		R	BFCNT1 5	BFCNT1 4	BFCNT1 3	BFCNT1 2	BFCNT1 1	BFCNT1 0	BFCNT9	BFCNT8	BFCNT7	BFCNT6	BFCNT5	BFCNT4	BFCNT3	BFCNT2	BFCNT1	BFCNT0
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
8 BIT ADC Control	0x0240	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W									ADCC	ADCO M1	ADCO M0	AVGS1	AVGS0	ARSSI	CDM	ADCM
		R									ADCC	ADCO M1	ADCO M0	AVGS1	AVGS0	ARSSI	CDM	ADCM
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
8 BIT threshold	0x0244	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W									CDTH7	CDTH6	CDTH5	CDTH4	CDTH3	CDTH2	CDTH1	CDTH0
		R									ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
8 BIT ADC CAL	0x0248	W																
		R	ADH7	ADH6	ADH5	ADH4	ADH3	ADH2	ADH1	ADH0	ADL7	ADL6	ADL5	ADL4	ADL3	ADL2	ADL1	ADL0
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W			CRS2	CRS1	CRS0	SR52	SR51	SR50	MRHL	RSSL6	RSSL5	RSSL4	RSSL3	RSSL2	RSSL1	RSSL0
		R	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	RL7	RL6	RL5	RL4	RL3	RL2	RL1	RL0
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF4CE Mode select	0x0300	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W	FMSS						ERX	EDS	CCAS		LQIS	ACKS	ARTS	CSMAS	SLOT	DLS
		R							EDS	CCAS								
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF4CE CSMA-CA	0x0304	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W			CST1	CST0		MaxNB2	MaxNB1	MaxNB0	MaxBE3	MaxBE2	MaxBE1	MaxBE0	MinBE3	MinBE2	MinBE1	MinBE0
		R																
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF4CE ART	0x0308	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W	R2TD3	R2TD2	R2TD1	R2TD0	T2RD3	T2RD2	T2RD1	T2RD0	RAP7	RAP6	RAP5	RAP4	RAP3	RAP2	RAP1	RAP0
		R																
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF4CE ACK	0x030C	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W	AFCF15	AFCF14	AFCF13	AFCF12	AFCF11	AFCF10	AFCF9	AFCF8	AFCF7	AFCF6	AFCF5	AFCF4	AFCF3	AFCF2	AFCF1	AFCF0
		R																
Name	Offset	R	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF4CE LQI	0x0310	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

		W																LQICE
		R																LQIV0
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RF4CE PNG	0x0328	W																PNS
		R																PNIVS
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W	PNIV15	PNIV14	PNIV13	PNIV12	PNIV11	PNIV10	PNIV9	PNIV8	PNIV7	PNIV6	PNIV5	PNIV4	PNIV3	PNIV2	PNIV1	PNIV0
		R	PNO15	PNO14	PNO13	PNO12	PNO11	PNO10	PNO9	PNO8	PNO7	PNO6	PNO5	PNO4	PNO3	PNO2	PNO1	PNO0
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
TX / RX FIFO	0x0400 ~0x04FF	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W																
		R																

9.1.1 Reset Register (Address: 0x50001000)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	RESETN	FWPRN	FRPRN	FIFORN	BFCRN			
R								
Reset	0	0	0	0	0			
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

RESETN: Soft reset. (Write only)

[1]: Soft reset this device. Auto clear when done.

FWPRN: FIFO write point reset. (Write only)

[1]: reset FIFO write pointer. Auto clear when done.

FRPRN: FIFO read point reset. (Write only)

[1]: reset FIFO read pointer. Auto clear when done.

FIFORN: FIFO data reset. (Write only)

[1]: Reset FIFO Data to all zero. Auto clear when done.

BFCRN: Back-off counter reset. (Write this register to 1 to issue reset command, then it is auto clear.)

[1]: Reset Back-off counter to zero. Auto clear when done.

9.1.2 Strobe Command Register (Address: 0x50001004)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	STRB7	STRB6	STRB5	STRB4	STRB3	STRB2	STRB1	STRB0
R								
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								

R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

Use strobe command control RF state.

Strobe[7:4] = 4'b1000: Sleep mode.

Strobe[7:4] = 4'b1001: Idle mode.

Strobe[7:4] = 4'b1010: Standby .

Strobe[7:4] = 4'b1011: PLL mode.

Strobe[7:4] = 4'b1100: RX mode

Strobe[7:4] = 4'b1101: TX mode

9.1.3 Mode Control Register (Address: 0x50001008)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	FIFOSS		AIF	DFCD	DFCRC	FMT	FMS	
R	FIFOSS		AIF	CD		FMT	FMS	
Reset	0		1	0	0	0	0	
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								LENS
R								
Reset								0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

FIFOSS: FIFO sequence order select.

[0]: LSB first.

[1]: MSB first.

AIF: Auto IF. Recommend AIF = [1].

[0]: Disable.

[1]: Enable.

RF LO frequency will auto offset one IF frequency whenever entering to RX mode.

DFCD (Data Filter by CD): The received packet will be filtered out.

[0]: Disable.

[1]: Enable.

CD: Carrier detector (Read only).

[0]: Input power below threshold.

[1]: Input power above threshold.

DFCRC: Filter RX packet with CRC check.

[0]: Disable.

[1]: Enable.

FMT: Reserved for internal usage only.

FMS: Direct/FIFO mode select.

[0]: Direct mode.

[1]: FIFO mode.

LENS: Length sequence order select.

[0]: LSB first.

[1]: MSB first.

9.1.4 Status Register (Address: 0x50001010)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W								
R	CER	XER	PLLER	TRSR	TRER	RFSTATE2	RFSTATE1	RFSTATE0
Reset								
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R	FPEN			CSMAF	CCAF	FPF	FECF	CRCF
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CER: Chip Status. (Read only)

[0]: Chip is disabled.

[1]: Chip is enabled.

XER: Xtal Status. (Read only)

[0]: Crystal oscillator is disabled.

[1]: Crystal oscillator is enabled.

PLLE: PLL Status. (Read only)

[0]: PLL is disabled.

[1]: PLL is enabled after PLL strobe command.

TRER: TRX Status I. (Read only)

[0]: TRX is disabled.

[1]: TRX is enabled.

TRSR: TRX Status II. (Read only)

[0]: RX mode.

[1]: TX mode.

Serviceable when TRER=1 (TRX is enable).

RFSTATE[2:0]: RF state flag.

RFSTATE[2:0] = 3'b000: Sleep mode.

RFSTATE[2:0] = 3'b001: Idle mode.

RFSTATE[2:0] = 3'b010: standby mode.

RFSTATE[2:0] = 3'b011: PLL mode.

RFSTATE[2:0] = 3'b100: TX mode

RFSTATE[2:0] = 3'b101: RX mode

FPEN: Frame pending bit.

CSMAF: CSMA function flag.

[0]: CSMA pass.

[1]: CSMA Fail.

CCAF: CCA flag.

[0]: CCA pass.

[1]: CCA fail.

FPF: FIFO pointer flag

FECF: FEC flag. (Read only and updated for each valid packet.)

[0]: FEC pass.

[1]: FEC error.

CRCF: CRC flag. (Read only and updated for each valid packet.)

[0]: CRC pass.

[1]: CRC error.

9.1.5 RF interrupt Register (Address: 0x50001014)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	ISTRN						TWIS	FPFIS
R	INT	INTF			IST3	IST2	IST1	IST0
Reset	0						0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

ISTRN: Interrupt state reset. (write only). Recommend ISTRN = [0].

[1]: Reset interrupts sources. Auto clear when done.

TWIS : TX wake-up interrupt select.

[0]: Before Final TX.

[1]: After Final TX.

INT: Interrupt source state.

[0]: None.

[1]: Busy.

INTF: Interrupt flag.

INTF status is shown as the respective function as the below table.

IST[3:0]: Interrupt source select.

IST[3:0]	Interrupt source	INTF (Bit 0)	Note
0000	none	none	
0001	WTR	CRCF	
0010	CSMA_CA	CSMAF	
0011	CCA	CCAF	
0100	ART	Reserved	
0101	EDM	None	
0110	FPFINT	FPF	
0111	ADCM	None	
1000	WOR	CRCF	
1001	TWOR	None	
1010	WOT	None	

9.1.6 ID I Register (Address: 0x50001018)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
R	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
R	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8

Reset	0	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	ID23	ID22	ID21	ID20	ID19	ID18	ID17	ID16
R	ID23	ID22	ID21	ID20	ID19	ID18	ID17	ID16
Reset	0	0	0	0	0	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W	ID31	ID30	ID29	ID28	ID27	ID26	ID25	ID24
R	ID31	ID30	ID29	ID28	ID27	ID26	ID25	ID24
Reset	0	0	0	0	0	0	0	0

9.1.7 ID II Register (Address: 0x5000101C)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	ID39	ID38	ID37	ID36	ID35	ID34	ID33	ID32
R	ID39	ID38	ID37	ID36	ID35	ID34	ID33	ID32
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	ID47	ID46	ID45	ID44	ID43	ID42	ID41	ID40
R	ID47	ID46	ID45	ID44	ID43	ID42	ID41	ID40
Reset	0	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	ID55	ID54	ID53	ID52	ID51	ID50	ID49	ID48
R	ID55	ID54	ID53	ID52	ID51	ID50	ID49	ID48
Reset	0	0	0	0	0	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W	ID63	ID62	ID61	ID60	ID59	ID58	ID57	ID56
R	ID63	ID62	ID61	ID60	ID59	ID58	ID57	ID56
Reset	0	0	0	0	0	0	0	0

ID: Serial Packet ID (SID).

9.1.8 FIFO Control Register (Address: 0x50001020)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PHR7	PHR6	PHR5	PHR4	PHR3	PHR2	PHR1	PHR0
R	PHR7	PHR6	PHR5	PHR4	PHR3	PHR2	PHR1	PHR0
Reset	0	0	0	0	0	0	0	0
R/W								
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W	FPM1	FPM0						
R	FPM1	FPM0						
Reset	0	0						

PHR [7:0] : Physical Header of IEEE 802.15.4.

It contains length of frame.

Write : TX FIFO Length.

Read : RX FIFO received length.

Payload length is programmable by PHR [7:0]. The physical FIFO depth is 64 bytes. A8137M0 also supports logical FIFO extension up to 256 bytes.

FPM [1:0]: FIFO Pointer Margin

TX: 12, 16, 20, 36 byte; RX: 60, 56, 52, 36 byte

9.1.9 Data Rate Register (Address: 0x50001024)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	SDR7	SDR6	SDR5	SDR4	SDR3	SDR2	SDR1	SDR0
R	SDR7	SDR6	SDR5	SDR4	SDR3	SDR2	SDR1	SDR0
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

SDR [7:0]: Data Rate Setting. On-air Data rate = MDR / (SDR+1).
MDR: Main data rate, please reference RF CK Control I Register.

9.1.10 RF GIO Register (Address: 0x50001028)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W		GIO1I			GIO1S3	GIO1S2	GIO1S1	GIO1S0
R						P_IRQ20	P_IRQ10	P_CKO
Reset		0			0	0	1	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W		GIO2I			GIO2S3	GIO2S2	GIO2S1	GIO2S0
R								
Reset		0			0	0	0	1
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W		CKOI				CKOS2	CKOS1	CKOS0
R								
Reset		0				0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

GIO1S [3:0]: GIO1 pin function select.

GIO1S	TX state	RX state
[0000]	INT (Interrupt)	
[0001]	WTR (Wait until TX or RX finished)	
[0010]	WOR	
[0011]	EOAC (end of access code)	FSYNC (frame sync)
[0100]	TME0 (TX modulation enable)	CD (carrier detect)
[0101]	SID1 Detect Output (PMDO, RX only)	
[0110]	RXD (Direct mode, RX only)	
[0111]	TXD (Direct mode, TX only)	
[1000]	PDN_RX	
[1001]	PDN_TX	
[1010]	PASW	
[1011]	VTB[0](RX only)	
[1100]	DMII(RX only)	
[1101]	EOFF	
[1110]	FPF	

[1111]	CKE
--------	-----

GIO1I: GIO1 pin output signal invert.

[0]: Non-inverted output.

[1]: Inverted output.

GIO2S [2:0]: GIO2 pin function select.

GIO2S	TX state	RX state
[0000]	INT	
[0001]	WTR (Wait until TX or RX finished)	
[0010]	Wake up signal	
[0011]	EOAC (end of access code)	FSYNC (frame sync)
[0100]	TME0 (TX modulation enable)	CD (carrier detect)
[0101]	SID1 Detect Output (PMDO, RX only)	
[0110]	RXD (Direct mode, RX only)	
[0111]	TXD (Direct mode, TX only)	
[1000]	PDN_RX	
[1001]	PDN_TX	
[1010]	PASW	
[1011]	VTB[1](RX only)	
[1100]	DMIQ(RX only)	
[1101]	EOFF	
[1110]	FPF	
[1111]	CKE	

EOFF: EOP, EOVCB, EOFBC, EOADC, EOVCB, EOVCB, EORSSC, OKADC, EOAGC (Internal usage only).

GIO2I: GIO2 pin output invert.

[0]: Non-inverted output.

[1]: Inverted output.

CKOS [2:0]: CKO pin output select.

[000]: INTF.

[001]: BDF (Low battery detection output).

[010]: XRDY.

[011]: SDO (4 wires SPI data output).

[100]: BBCK (4XDR).

[101]: RO 320us. (20 symbols).

[110]: RO frequency.

[111]: Data clock (2M or 250K).

CKOI: CKO pin output signal invert.

[0]: Non-inverted output.

[1]: Inverted output.

9.1.11 Calibration Control Register (Address: 0x50001080)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W				RSSC	VDC	VCC	VBC	FBC
R				RSSC	VDC	VCC	VBC	FBC
Reset				0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								

R								
Reset								

RSSC: RSSI calibration (Auto clear when done).

[0]: Disable.

[1]: Enable.

VDC: VCO deviation calibration (Auto clear when done).

[0]: Disable.

[1]: Enable.

VCC: VCO current calibration (Auto clear when done).

[0]: Disable.

[1]: Enable.

VBC: VCO bank calibration (Auto clear when done).

[0]: Disable.

[1]: Enable.

FBC: IF filter bank Calibration (Auto clear when done).

[0]: Disable.

[1]: Enable.

Note: Please reference Ch22.9 Calibration.

9.1.12 IF Control Register (Address: 0x50001084)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W				MFBS	MFB3	MFB2	MFB1	MFB0
R				FBCF	FB3	FB2	FB1	FB0
Reset				0	0	1	1	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R				FCD4	FCD3	FCD2	FCD1	FCD0
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

MFBS: IF filter calibration select. Recommend MFBS = [0].

[0]: Auto.

[1]: Manual.

MFB [3:0]: IF filter manual calibration value.

FBCF: IF filter calibration flag.

[0]: Pass.

[1]: Fail.

FB [3:0]: IF filter calibration result (read only).

Auto calibration result when MFBS = 0.

Manual calibration result when MFBS = 1.

FCD [4:0]: IF filter calibration difference.

9.1.13 VCO Current Register (Address: 0x50001088)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PKTH	PKS	VCCS	MVCS	VCOC3	VCOC2	VCOC1	VCOC0

R				FVCC	VCB3	VCB2	VCB1	VCB0
Reset	0	0	0	0	1	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W							PKT1	PKT0
R								
Reset							0	1
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

PKTH: VCO Peak Detect threshold Select. Recommend PKIS = [00].

PKS: VCO Current Calibration Mode Select. Recommend PKS = [1].

VCCS: VCO current calibration value select.

MVCS: VCO current calibration select. Recommend MVCS = [0].

[0]: Auto.

[1]: Manual.

VCOC [3:0]: VCO current manual calibration value.
VCO current manual setting when MVCS = 1.

FVCC: VCO current calibration flag.

[0]: Pass.

[1]: Fail.

VCB [3:0]: VCO current calibration value (read only).

Auto calibration result when MVCS = 0.

Manual calibration result when MVCS = 1.

PKT[1:0]: VCO Peak Detect Current Select. Recommend PKT = [00].

9.1.14 VCO band Register (Address: 0x5000108C)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W				MVBS	MVB3	MVB2	MVB1	MVB0
R				VBCF	VB3	VB2	VB1	VB0
Reset				0	1	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	MDAG7	MDAG6	MDAG5	MDAG4	MDAG3	MDAG2	MDAG1	MDAG0
R	ADAG7	ADAG6	ADAG5	ADAG4	ADAG3	ADAG2	ADAG1	ADAG0
Reset	1	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								MDAGS
R								
Reset								0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

MVBS: VCO bank calibration select. Recommend MVBS = [0].

[0]: Auto.

[1]: Manual.

MVB [2:0]: VCO band manual calibration value.

VCO band manual setting when MVBS = 1.

VBCF: VCO band calibration flag.

[0]: Pass.

[1]: Fail.

VB [2:0]: VCO bank calibration value (read only).

Auto calibration result when MVBS = 0.

Manual calibration result when MVBS = 1.

MDAG [7:0]: DAG manual calibration value. Recommend MDAG = [0x80].

ADAG [7:0]: DAG auto calibration result (read only).

MDAGS: DAG calibration select. Recommend MDAGS = [0].

[0]: Auto.

[1]: Manual.

9.1.15 VCO Deviation I Register (Address: 0x50001090)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	VMG7	VMG6	VMG5	VMG4	VMG3	VMG2	VMG1	VMG0
R	VMG7	VMG6	VMG5	VMG4	VMG3	VMG2	VMG1	VMG0
Reset	1	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W							CSW	DEVCM
R								
Reset							1	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

VMG [7:0]: VM Center Value for Deviation Calibration. Recommend VMG [7:0] = [0x80].

CSW: Clock Disable for VCO Modulation. Recommend CSW = [1].

[0]: Enable.

[1]: Disable.

DEVCM: DEV calibration mode.

[0]: signal side mode.

[1]: double side mode.

9.1.16 VCO Deviation II Register (Address: 0x50001094)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	DEVS3	DEVS2	DEVS1	DEVS0	DAMR_M	VMTE_M	VMS_M	MSEL
R	DEVA7	DEVA6	DEVA5	DEVA4	DEVA3	DEVA2	DEVA1	DEVA0
Reset	0	1	1	1	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	MVDS	MDEV6	MDEV5	MDEV4	MDEV3	MDEV2	MDEV1	MDEV0
R	ADEV7	ADEV6	ADEV5	ADEV4	ADEV3	ADEV2	ADEV1	ADEV0
Reset	0	0	0	0	0	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								

Reset								
-------	--	--	--	--	--	--	--	--

DEVS [3:0]: Deviation output scaling. Recommend DEVS = [0011].

DAMR_M: DAMR manual enable. Recommend DAMR_M = [0].

[0]: Disable.

[1]: Enable.

VMTE_M: VMT manual enable. Recommend VMTE_M = [0].

[0]: Disable.

[1]: Enable.

VMS_M: VM manual enable. Recommend VMS_M = [0].

[0]: Disable.

[1]: Enable.

MSEL: VCO control select. Recommend MSEL = [0].

[0]: Auto control for VMS /VMTE / DAMR.

[1]: Manual control for VMS /VMTE / DAMR.

DEVA [7:0]: VCO Deviation result.

Auto calibration result when MVDS = 0.

Manual calibration result when MVDS = 1.

Where auto calibration result is $((ADEV / 8) \times (DEVS + 1))$.

MVDS: VCO deviation calibration select. Recommend MVDS = [0].

[0]: Auto.

[1]: Manual.

MDEV [6:0]: VCO deviation manual calibration value.

ADEV [7:0]: VCO deviation auto calibration value.

9.1.17 Channel Register (Address: 0x500010C0)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CHN7	CHN6	CHN5	CHN4	CHN3	CHN2	CHN1	CHN0
R	CHN7	CHN6	CHN5	CHN4	CHN3	CHN2	CHN1	CHN0
Reset	0	1	1	0	0	1	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CHN [7:0]: RF Channel Number.

9.1.18 Radio Frequency I Register (Address: 0x500010C4)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	BFP7	BFP6	BFP5	BFP4	BFP3	BFP2	BFP1	BFP0
R								
Reset	0	0	0	0	0	1	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	BFP15	BFP14	BFP13	BFP12	BFP11	BFP10	BFP9	BFP8
R								

Reset	0	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	BIP7	BIP6	BIP5	BIP4	BIP3	BIP2	BIP1	BIP0
R								
Reset	1	0	0	1	0	1	1	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								BIP8
R								
Reset								0

BIP [8:0]: LO frequency integer part setting.

Xtal	Data Rate	BIP [8:0]
16MHz	2Mbps	0x0096
18MHz	3Mbps	0x005

BFP [15:0]: LO frequency floating part setting.

Xtal	Data Rate	BFP [15:0]
16MHz	2Mbps	0x0004
18MHz	3Mbps	0x5558

9.1.19 Radio Frequency II Register (Address: 0x500010C8)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CHR7	CHR6	CHR5	CHR4	CHR3	CHR2	CHR1	CHR0
R	CHR7	CHR6	CHR5	CHR4	CHR3	CHR2	CHR1	CHR0
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W		CHR14	CHR13	CHR12	CHR11	CHR10	CHR9	CHR8
R		CHR14	CHR13	CHR12	CHR11	CHR10	CHR9	CHR8
Reset		0	0	0	0	1	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	CHI3	CHI2	CHI1	CHI0	CHD3	CHD2	CHD1	CHD0
R								
Reset	0	0	1	1	0	1	1	1
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CHR [14:0]: Channel resolution setting.

Xtal	Data Rate	CHR [14:0]
16MHz	2Mbps	0x000
18MHz	3Mbps	0x071C

Remark: The above setting is used for 500KHz channel spacing.

CHI [3:0]: Auto IF offset channel number setting.

If $F_{CHSP} = 500 \text{ KHz}$, recommend **CHI** = [0011].

$F_{CHSP} \times (CHI + 1) = 2\text{MHz}$.

Xtal	Data Rate	CHI [3:0]
16MHz	2Mbps	0011
18MHz	3Mbps	0101

CHD [3:0]: Channel frequency offset for deviation calibration.

If $F_{CHSP} = 500 \text{ KHz}$, recommend **CHD** = [0111].

Where Offset channel number = +/- (CHD + 1).

Xtal	Data Rate	CHD [3:0]
16MHz	2Mbps	0111
18MHz	3Mbps	1011

9.1.20 Channel Group Register (Address: 0x500010CC)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CHGH7	CHGH6	CHGH5	CHGH4	CHGH3	CHGH2	CHGH1	CHGH0
R	CHGH7	CHGH6	CHGH5	CHGH4	CHGH3	CHGH2	CHGH1	CHGH0
Reset	0	1	1	1	1	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	CHGL7	CHGL6	CHGL5	CHGL4	CHGL3	CHGL2	CHGL1	CHGL0
R	CHGL7	CHGL6	CHGL5	CHGL4	CHGL3	CHGL2	CHGL1	CHGL0
Reset	0	0	1	1	1	1	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CHGL [7:0]: PLL channel group low boundary setting. Recommend CHGL = [0x3C].

CHGH [7:0]: PLL channel group high boundary setting. Recommend CHGH = [0x78].

9.1.21 TX Control Register (Address: 0x50001100)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PPS	TCPS	DEVSUB	GDR	FS	TXDI	TMDE	TME
R								
Reset	0	0	0	0	0	0	1	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W						FPS2	FPS1	FPS0
R								
Reset						0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

PPS: TX delay fit data select.

[0]: Fit preamble carrier.

[1]: Fit SID data.

TCPS: TX delay fit carrier or preamble select(turbo mode).

[0]: Fit TX carrier.

[1]: Fit preamble data.

DEVSUB: TX deviation scale.

[0]: 1x.

[1]: 0.9x.

GDR: Gaussian Filter Over-sampling Rate select.

[0]: BT= 1.4~0.6

[1]: BT= 0.7~0.55

FS: Gaussian Filter Select.

[0]: Disable.

[1]: Enable.

Note: Please contact AMICCOM FAE for using Gaussian Filter.

TXDI: TX data invert. Recommend TXDI = [0].

[0]: Non-invert.

[1]: Invert.

TMDE: TX Modulation Enable for VCO Modulation. Recommend TMDE = [1].

[0]: Disable.

[1]: Enable.

TME: TX modulation enable.

[0]: Disable.

[1]: Enable.

FPS[2:0]: GF parameter select.

GDR=0

FPS[2:0]	7	6	5	4	3	2	1	0
BT	1.4	1.3	1.2	1.1	0.75	0.7	0.65	0.6

GDR=1

FPS[2:0]	7	6	5	4	3	2	1	0
BT	0.7	0.65	0.6	0.55	0.7	0.65	0.6	0.55

9.1.22 TX Power Register (Address: 0x50001104)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWORS	TXCS	PAC2	PAC1	PAC0	TBG2	TBG1	TBG0
R								
Reset	0	0	0	0	0	1	1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W					PAV1	PAV0	PAB_HCS	PA_HCS
R								
Reset					0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W	IBPAS	VBPAS	PGV_PA1	PGC_PA0	PA_TX1			
R								
Reset	0	0	0	0	0			

PWORS: Reserved for internal usage only.

TXCS: TX current select.

PAC [2:0]: PA Current Setting.

TBG [2:0]: TX Buffer Setting.

PAV[1:0]: PA voltage. Reserved for internal usage only.

PA_HCS, PAB_HCS: Reserved for internal usage only.

IBPAS,VBPAS,PGV_AP[1:0],PA_TX1: PA power control. Reserved for internal usage only.

9.1.23 TX Ramp Register (Address: 0x50001108)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W				TXUDS1	TXUDS0	TRT2	TRT1	TRT0
R								
Reset				0	0	1	0	0

R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W						RAMP2	RAMP1	RAMP0
R								
Reset						0	0	0

TXUDS [1:0]: TX ramp up/down clock select.

[00]: 4M

[01]: 2M

[10]: 1M

[11]: 0.5M.

TRT [2:0]: Reserved for internal usage only.

RAMP [2:0]: TX switch signal select. Reserved for internal usage only.

9.1.24 TX Modulation Register (Address: 0x5000110C)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0
R								
Reset	0	1	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W						FDP2	FDP1	FDP0
R								
Reset						1	1	1
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	DEVFD1	DEVFD0	DEVFD2	DEVFD1	DEVFD0	DEVGD2	DEVGD1	DEVGD0
R								
Reset	0	0	0	1	1	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W	XDS				DEVDS	DAMV1	DAMV0	DEVFD2
R								
Reset	1				0	1	1	0

FD [7:0]: Frequency deviation setting. Recommend FD = [0x40]

Frequency deviation:

$$DEV = F_{PFD} \times 127 \times (FD[7:0] + 1) \times 2^{(FDP[2:0] + 1)} / 2^{25}$$

FDP [2:0]: Frequency deviation power setting. Recommend FDP = [111].

DEVFD [2:0]: Reserved for internal usage only.

Xtal	Data Rate	DEVFD [2:0]
16MHz	2Mbps	000
18MHz	3Mbps	000

DEVFD [2:0]: Reserved for internal usage only.

Xtal	Data Rate	DEVFD [2:0]
16MHz	2Mbps	011
18MHz	3Mbps	011

Recommend $F_{DEV} = 500$ KHz.

DEVGD [2:0]: Sigma Delta Modulator Data Delay Setting. Recommend DEVGD = [000].

XDS: VCO Modulation Data Sampling Clock selection. Recommend XDS = [1].

[0]: 8x over-sampling Clock.

[1]: XCPCK Clock.

DAMV [1:0]: Demodulator D/A Voltage Range Select. Recommend DAMV = [11].

[00]: 1/32*1.2.

[01]: 1/16*1.2.

[10]: 1/8*1.2.

[11]: 1/4*1.2.

9.1.25 RX Control Register (Address: 0x50001140)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W						RXDI	DMG	ULS
R								
Reset						0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

RXDI: RX data output invert. Recommend RXDI = [0].

[0]: Non-inverted output.

[1]: Inverted output.

DMG: Reserved for internal usage only.

ULS: RX Up/Low side band select. Recommend ULS = [0].

[0]: Up side band.

[1]: Low side band.

9.1.26 RX Gain I Register (Address: 0x50001144)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W			IGS1	IGS0	MGS1	MGS0	LGS1	LGS0
R			IGS1	IGS0	MGS1	MGS0	LGS1	LGS0
Reset			0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R							VTB1	VTB0
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	PKIS1	PKIS0	VTHS2	VTHS1	VTHS0	VTLS2	VTLS1	VTLS0
R								
Reset	0	0	0	0	1	0	0	1
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								IFPK
R								
Reset								0

IGS [1:0]: IF gain select. Recommend IGS = [11].

[00]: 0dB.

[01]: 6dB.

[10]: 12dB.

[11]: 18dB.

MGS [1:0]: Mixer gain attenuation select. Recommend MGS = [11].

[00]: 0dB.

[01]: 6dB.

[10]: 12dB.

[11]: 18dB.

LGS [1:0]: LNA gain attenuation select. Recommend LGS = [11].

[00]: 0dB.

[01]: 6dB.

[10]: 12dB.

[11]: 18dB.

VTB: AGC status from Peak detect

PKIS[1:0]: AGC Peak Detect Current Select. Recommend PKIS = [00].

VTHS: AGC target upper limit. Recommend value= [001].

VTLS: AGC target lower limit. Recommend value= [001].

IFPK: AGC Amplifier Current Select. Recommend IFPK = [0].

9.1.27 RX Gain II Register (Address: 0x50001148)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W				AGCS1	AGCS0	AGCKS1	AGCKS0	AGCE
R								AGCE
Reset				0	1	1	1	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W		MHC3	MHC2	MHC1	MHC0	LHC2	LHC1	LHC0
R								
Reset		0	0	0	1	0	0	1
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

AGCS [1:0]: AGC stop mode. Recommend AGCS = [00].

[00]: Stop by PRAOK.

[01]: Stop by FSYNC.

[10]: Non-stop.

[11]: AGC test mode.

AGCKS [1:0]: AGC clock select.

[00]: 4XMDR

[01]: 2XMDR

[10]: 1XMDR

[11]: 1/2XMDR

AGCE: AGC enable. Recommend AGCE = [1].

[0]: Disable.

[1]: Enable.

MHC[3:0]: Mixer Current Control.

LHC[2:0]: LNA Current Control.

9.1.28 RX DEM I Register (Address: 0x50001150)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W		DCKS	RCP2	RCP1	RCP0	SLF2	SLF1	SLF0
R								
Reset		0	0	1	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

DCKS: RX data clock select.

[0]: Virtual clock.

[1]: Recovery clock.

RCP [2:0]: Turbo mode recovery clock position. Recommend RCP = [010].

SLF [2:0]: Reserved for internal usage only.

9.1.29 RX DEM II Register (Address: 0x50001154)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	DCV7	DCV7	DCV7	DCV7	DCV7	DCV7	DCV7	DCV7
R	DCO7	DCO6	DCO5	DCO4	DCO3	DCO2	DCO1	DCO0
Reset	1	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W							DCM1	DCM0
R							DCM1	DCM0
Reset							0	1
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

DCV [7:0]: Demodulator fix mode DC value. Recommend DCV = [0x80].

DCO[7:0]: DC average output (read only).

DCM[1:0]: Demodulator DC estimation mode. Recommend DCM = [01].

[00]: Fix mode (For ± 10 ppm crystal accuracy only). DC level is set by DCV [7:0].

[01]: 32 bits average before frame sync, hold after frame sync.

[1X]: 32 bits average before frame sync and then become 128 bits average after frame sync.

9.1.30 CODE I Register (Address: 0x50001180)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W					CRCIV	WHTS	FECS	CRCS
R								

Reset					0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W		ETH2	ETH1	ETH0	PTH2	PTH1	PTH0	IDL
R								
Reset		0	1	0	0	1	1	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CRCIV: CRC format invert.

[0]: normal

[1]: invert.

WHTS: Data whitening (Data Encryption) select.

[0]: Disable.

[1]: Enable.

FECS: FEC select.

[0]: Disable.

[1]: Enable.

CRCS: CRC select.

[0]: Disable.

[1]: Enable.

ETH [2:0]: Received SID2 Code Error Tolerance. SID2 is only valid if ID length is 8bytes.

[000]: 0 bit,

[001]: 1 bit.

[010]: 2 bit.

[011]: 3 bit.

[100]: 4 bit,

[101]: 5 bit.

[110]: 6 bit.

[111]: 7 bit.

PTH [2:0]: Received SID1 Code Error Tolerance.

[000]: 0 bit,

[001]: 1 bit.

[010]: 2 bit.

[011]: 3 bit.

[100]: 4 bit,

[101]: 5 bit.

[110]: 6 bit.

[111]: 7 bit.

IDL: SID code length select.

[0]: 4 bytes.

[1]: 8 bytes.

9.1.31 CODE II Register (Address: 0x50001184)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W		WS6	WS5	WS4	WS3	WS2	WS1	WS0
R								
Reset		0	1	0	1	0	1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8

W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

WS [6:0]: Data Whitening seed setting (data encryption key).

9.1.32 CODE III Register (Address: 0x50001188)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CRCPL7	CRCPL6	CRCPL5	CRCPL4	CRCPL3	CRCPL2	CRCPL1	CRCPL0
R								
Reset	0	0	1	0	0	0	0	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	CRCPL15	CRCPL14	CRCPL13	CRCPL12	CRCPL11	CRCPL10	CRCPL9	CRCPL8
R								
Reset	0	0	0	1	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CRCPL[15:0]: CRC polynomial value.

9.1.33 CODE IV Register (Address: 0x5000118C)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CRCRIV7	CRCRIV6	CRCRIV5	CRCRIV4	CRCRIV3	CRCRIV2	CRCRIV1	CRCRIV0
R								
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	CRCRIV15	CRCRIV14	CRCRIV13	CRCRIV12	CRCRIV11	CRCRIV10	CRCRIV9	CRCRIV8
R								
Reset	0	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	CRCTIV7	CRCTIV6	CRCTIV5	CRCTIV4	CRCTIV3	CRCTIV2	CRCTIV1	CRCTIV0
R								
Reset	0	0	0	0	0	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W	CRCTIV15	CRCTIV14	CRCTIV13	CRCTIV12	CRCTIV11	CRCTIV10	CRCTIV9	CRCTIV8
R								
Reset	0	0	0	0	0	0	0	0

CRCRIV[15:0]: CRC RX initial value.

CRCTIV[15:0]: CRC TX initial value.

9.1.34 DELAY Register (Address: 0x500011C0)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PADL		TDL2	TDL1	TDL0		PDL1	PDL0
R								
Reset	0		1	0	0		1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	WSEL2	WSEL1	WSEL0	AGC_D1	AGC_D0		RS_DLY1	RS_DLY0
R								
Reset	1	0	0	0	0		0	1
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W					PTRS3	PTRS2	PTRS1	PTRS0
R								
Reset					0	0	0	0

PADL: Embedded PA off delay.

[0]: 8us.

[1]: 0us.

TDL [2:0]: TRX Settling Delay. Recommend TDL = [100].

[000]: 0us.

[001]: 16us.

[010]: 32us.

[011]: 48us.

[100]: 64us.

[101]: 80us.

[110]: 96us.

[111]: 112us.


PDL [1:0]: PLL Settling Delay. Recommend PDL = [10].

[00]: 0us.

[01]: 16us.

[10]: 32us.

[11]: 48us.



WSEL [2:0]: XTAL settling delay (0us ~ 2000us). Recommend WSEL = [011].

[000]: 0us.

[001]: 200us.

[010]: 400us.

[011]: 600us.

[100]: 800us.

[101]: 1000us.

[110]: 1500us.

[111]: 2000us.

AGC_DLY [1:0]: AGC Settling Delay (4us ~ 16us). Recommend AGC_DLY = [00].

[00]: 4us.

[01]: 8us.

[10]: 12us.

[11]: 16us.

RS_DLY [1:0]: AGC Measurement Delay . Recommend RS_DLY = [01].

[00]: 2XAGCK count.

[01]: 3XAGCK count.

[10]: 4XAGCK count.

[11]: 5XAGCK count.

PTRS [3:0]: Pre_TRX setting. Recommend PTRS = [0000].

9.1.35 RF CK Control I Register (Address: 0x500011C4)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CGFS1	CGFS0	BWS1	BWS0	GRC3	GRC2	GRC1	GRC0
R								
Reset	0	1	1	0	0	1	1	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								HFR
R								
Reset								1
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	CGC1	CGC0	CGS		XCP	XCC	XS	XEC
R								
Reset	0	1	1		1	0	1	1
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								RDU
R								
Reset								1

CGFS [1:0]: Clock generator frequency select. Recommended CGFS = [01].

For HFR = 1.

[00]: 16MHz.

[01]: 32MHz.

[10]: 48MHz.

[11]: 64MHz.

For HFR = 0.

[00]: 32MHz.

[01]: 64MHz.

[10]: 96MHz.

[11]: 128MHz.

BWS [1:0]: IF bandwidth setting.

BWS [1:0]	Data Rate
[00]	Reserved
[01]	1 Mbps
[10]	2 Mbps
[11]	Reserved

GRC [3:0]: Generator Reference Counter

GRC is used to get internal 2 MHz Clock Generator Reference (F_{CGR}) for different Xtal frequency.

External Crystal (F_{XREF})	Clock Generation Reference (CGR)	GRC [3:0]
16 MHz	Must be 2 MHz	[0111]
12 MHz	Must be 2 MHz	[0101]
8 MHz	Must be 2 MHz	[0011]

HFR: Half frequency rate select. Recommend HFR = [1].

[0]: 32x.

[1]: 16x.

MDR: Main data rate, setting from CGFS and HFR.
For 2Mbps; CGFS=[01],HFR=1, CSCK = 32MHz(16x2M).
For 1Mbps; CGFS=[00],HFR=1, CSCK = 16MHz(16x1M).

CGC[1:0]: Clock generation current setting.

CGS: Clock generator enable.

[0]: Disable.

[1]: Enable.

XCP: Crystal Oscillator Regulated Couple Setting. Recommend XCP = [1].

[0]: 1.5mA.

[1]: 0.5mA.

XCC : Crystal Startup Current Selection. Recommend XCC = [1].

[0]: about 0.7 mA.

[1]: about 1.5 mA.

XS: Crystal oscillator select. Recommend XS = [1].

[0]: Use external clock.

[1]: Use external crystal.

XEC: Crystal enable control.

[0]: Control by RF state.

[1]: Control by MCU and RF state.

RDU: Manual CGC select.(CGS=1) Recommend RDU = [1].

9.1.36 RF CK Control II Register (Address: 0x500011C8)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W			PRIC1	PRIC0	PRRC1	PRRC0	SDPW	NSDO
R								
Reset			0	0	0	1	0	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

PRRC [1:0]: Reserved for internal usage only.

PRIC [1:0]: Reserved for internal usage only.

9.1.37 Charge Pump Register (Address: 0x500011D0)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CPM3	CPM2	CPM1	CPM0	CPT3	CPT2	CPT1	CPT0
R								
Reset	1	1	1	1	0	0	1	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W							CPCH1	CPCH0
R								
Reset							0	0

R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								CPS
R								
Reset								1
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CPM [3:0]: Charge pump current setting for VM loop. Recommend CPM = [1111].

Charge pump current = (CPM + 1) / 16 mA.

CPT [3:0]: Charge pump current setting for VT loop. Recommend CPT = [0011].

Charge pump current = (CPT + 1) / 16 mA.

CPCH [1:0]: Charge pump high current.

CPS: Reserved for internal usage only.

9.1.38 RF TEST I Register (Address: 0x500011D4)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W			CSXTL5	CSXTL4	CSXTL3	CSXTL2	CSXTL1	CSXTL0
R								
Reset			0	1	1	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CSXTL[5:0]: On-chip capacitor added on XI, XO pin, respectively.

CSXTL is the on-chip capacitor for XTAL oscillator to fine tune offset frequency of the wanted RF carrier.

The capacitance= (CSXTL [4:0] + CSXTL [5]*16) pF.

9.1.39 RF TEST II Register (Address: 0x500011D8)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W			STM5	STM4	STM3	STM2	STM1	STM0
R			STMR5	STMR4	STMR3	STMR2	STMR1	STMR0
Reset			1	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W			BDC5	BDC4	BDC3	BDC2	BDC1	BDC0
R								
Reset			1	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	FGC1	FGC0	CTR5	CTR4	CTR3	CTR2	CTR1	CTR0
R	FGCR1	FGCR0	CTRR5	CTRR4	CTRR3	CTRR2	CTRR1	CTRR0
Reset	1	1	1	0	0	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								

Reset								
-------	--	--	--	--	--	--	--	--

STM: Reserved for internal usage.

BDC[3:0]: Battery detector current option select.

FGC, CTR, Reserved for internal usage.

Recommend FGC = [10].

9.1.40 TEST III Register (Address: 0x500011DC)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	VTRB3	VTRB2	VTRB1	VTRB0	VMRB3	VMRB2	VMRB1	VMRB0
R								
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W						INTPRC	VRPL1	VRPL0
R								
Reset						1	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

VTRB [3:0]: Resistor Bank for VT RC Filtering.

VMRB [3:0]: Resistor Bank for VM RC Filtering.

INTPRC: Internal PLL loop filter resistor and capacitor select. Recommend INTPRC = [1].

[0]: disable.

[1]: enable

VRPL [1:0]: internal PLL loop filter resistor value select. Recommend VRPL = [00].

[00]: 500 ohm.

[01]: 666 ohm.

[10]: 1 K ohm.

[11]: 2K ohm.

9.1.41 IF TEST I Register (Address: 0x500011E0)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	TXLO_HC	RXLO_HC	VCBS1	VCBS0	IFBC1	IFBC0	LIMC	IFAS
R								
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	PRS	QLIM	LOVRS	LNAVRS	TLB1	TLB0	RLB1	RLB0
R								
Reset	0	1	0	0	0	0	0	1
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

TXLO_HC: TX LO high current.

RXLO_HC: RX LO high current.

VCBS [1:0]: VCO Buffer current Select. Recommend VCBS = [10].

[00]: 0.6mA.

[01]: 0.8mA.

[10]: 1.0mA.

[11]: 1.2mA.

IFBC [1:0]: IF BPF current Select. Recommend IFBC = [10].

LIMC: IF limiter current select. Recommend LIMC = [1].

[0]: 0.3mA.

[1]: 0.6mA.

IFAS: IF amplifier current setting. Recommend IFAS = [0].

PRS: Reserved for internal usage only.

QLIM: quick charge select for IF limiter amp. Recommend QLIM=1.

[0]: enable.

[1]: disable.

LOVRS: LO voltage reference select.

LNAVRS: LNA voltage reference select.

TLB [2:0]: RF TX LO Buffer Current Select.

[00]: TBD.

[01]: TBD.

[10]: TBD.

[11]: TBD.

RLB [2:0]: RF RX LO Buffer Current Select.

TBD

9.1.42 IF TEST II Register (Address: 0x500011E4)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W								TRDC
R								
Reset								0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W			IFFATS	IFTS	ATP3	ATP2	ATP1	ATP0
R								
Reset			0	0	0	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

TRDC: RFIO pin and RFO pin control.

[0]: Internal Combined.

RFIO pin is Input/Output (bi-directional for PA output and LNA input).

RFO pin is NC.

[1]: External Combined.

RFIO pin is Input (single-directional for LNA input).

RFO pin is Output (single-directional for PA output).

IFFATS: Reserved for internal usage only.

IFTS: Reserved for internal usage only.

ATP [3:0]: RF Analog test Pin Configuration. Recommend ATP = [0000].

{IFTS, ATP [3], ATP [1:0]}	VDD_R
[XX00]	1.8V Reference voltage
[XX01]	Analog temperature voltage
[0X10]	IF filter positive output
[0X11]	IF filter negative output
[1010]	IF amplifier positive output
[1011]	IF amplifier negative output
[1110]	Mixer positive output
[1111]	Mixer negative output

9.1.43 WOR/WOT I Register (Address: 0x50001200)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W						WORE	WOTE	TWWS
R						WORE	WOTE	
Reset						0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W			WUS1	WUS0	WTLP3	WTLP2	WTLP1	WTLP0
R								
Reset			1	1	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								RNTWUNF
R								TWUNF
Reset								0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

WORE: Wake On RX enable.

[0]: Disable.

[1]: Enable.

WOTE: Wake On TX enable.

[0]: Disable.

[1]: Enable.

TWWS: Wake On Timer enable.

[0]: Disable.

[1]: Enable.

WUS [1:0]: Wake up select when WOR is enabled.

[00]: Detect carrier.

[01]: Reserved.

[10]: Reserved

[11]: CRC pass.

WTLP[3:0]: WOT loop time.

RNTWUNF: Reset TWUN flag.

TWUNF: TWUN flag.

9.1.44 WOR/WOT II Register (Address: 0x50001204)


R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-----	-------	-------	-------	-------	-------	-------	-------	-------

W	RBT07	RBT06	RBT05	RBT04	RBT03	RBT02	RBT01	RBT00
R	RBD7	RBD6	RBD5	RBD4	RBD3	RBD2	RBD1	RBD0
Reset	0	0	0	0	1	0	1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	RBT015	RBT014	RBT013	RBT012	RBT011	RBT010	RBT09	RBT08
R	RBD15	RBD14	RBD13	RBD12	RBD11	RBD10	RBD9	RBD8
Reset	0	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

RBT [15:0]: Random back off time-out in RX.
Time-out = (RBT+1) X 320 us.

RBD [15:0]: Random back off difference.

The difference is the value between the active position and the beacon position.



9.1.45 WOR/WOT III Register (Address: 0x50001208)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	RBT7	RBT6	RBT5	RBT4	RBT3	RBT2	RBT1	RBT0
R	BFCNT7	BFCNT6	BFCNT5	BFCNT4	BFCNT3	BFCNT2	BFCNT1	BFCNT0
Reset	0	0	0	0	0	1	0	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	RBT15	RBT14	RBT13	RBT12	RBT11	RBT10	RBT9	RBT8
R	BFCNT15	BFCNT14	BFCNT13	BFCNT12	BFCNT11	BFCNT10	BFCNT9	BFCNT8
Reset	0	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	RBT23	RBT22	RBT21	RBT20	RBT19	RBT18	RBT17	RBT16
R	BFCNT23	BFCNT22	BFCNT21	BFCNT20	BFCNT19	BFCNT18	BFCNT17	BFCNT16
Reset	0	0	0	0	0	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

RBT [23:0]: Random back off active position. (write only)
Active time = (RBT+1) X 320us.

BFCNT [23:0]: Random back off counter. (read only)

It could show the position after enable back-off counter or received the beacon frame.

Each back off period is **320us**.
Use the **BFCNT** to calculate the active position (**RBT**).

9.1.46 8BIT ADC Control Register (Address: 0x50001240)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	ADCC	ADCOM1	ADCOM0	AVGS1	AVGS0	ARSSI	CDM	ADCM
R	ADCC	ADCOM1	ADCOM0	AVGS1	AVGS0	ARSSI	CDM	ADCM
Reset	0	1	0	1	1	1	1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

ADCC: ADC calibration (Auto clear when done).

[0]: Disable.

[1]: Enable.

ADCOM: ADC output mode. Recommend ADCOM = [10].

[00]: Single mode.

[01]: Average mode (2, 4, 8, 16 average is according to AVGS [1:0].

[10]: ED. No hold.

[11]: ED. Hold after sync 128us.

AVGS [1:0]: ADC average mode. Recommend AVGS = [11].

[00]: 2.

[01]: 4.

[10]: 8.

[11]: 16.

ARSSI: Auto RSSI measurement whenever in RX mode. Recommend ARSSI = [1].

[0]: Disable.

[1]: Enable.

CDM: CD margin = CDTH – CDTL. Recommend CDM = [1].

[0]: 6 LSB.

[1]: 12 LSB.

ADCM: ADC measurement (Auto clear when done).

[0]: Disable.

[1]: Enable.

ADCM	Standby mode	RX mode
[0]	Disable ADC	Disable ADC
[1]	Measure temperature or external voltage	Measure RSSI, carrier detect

9.1.47 8Bit ADC Threshold Register (Address: 0x50001244)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CDTH7	CDTH6	CDTH5	CDTH4	CDTH3	CDTH2	CDTH1	CDTH0
R	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
Reset	0	1	1	0	0	1	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8

W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CDTH [7:0]: Carrier detect threshold (write only).

ADC [7:0]: ADC digital output value (read only).

ADC input voltage = 1.2 * ADC [7:0] / 256 V.

9.1.48 8Bit ADC CAL Register (Address: 0x50001248)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	MRHL	RSSL6	RSSL5	RSSL4	RSSL3	RSSL2	RSSL1	RSSL0
R	RL7	RL6	RL5	RL4	RL3	RL2	RL1	RL0
Reset	0	0	0	1	1	0	0	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W			CRS2	CRS1	CRS0	SRS2	SRS1	SRS0
R	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0
Reset			1	0	0	1	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R	ADL7	ADL6	ADL5	ADL4	ADL3	ADL2	ADL1	ADL0
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R	ADH7	ADH6	ADH5	ADH4	ADH3	ADH2	ADH1	ADH0
Reset								

MRHL: AGC Manual scale select. Recommend MRHL = [0].

[0]: By (RL–RH).

[1]: By RSSL[6:0].

RSSL[4:0]: AGC Manual Scale setting. Recommend RSSL = [00000].

RL [7:0]: RSSI Calibration Low Threshold (read only).

RH [7:0]: RSSI Calibration High Threshold (read only).

CRS, SRS: RSSI Calibration parameter. Reserved for internal usage.

ADH[7:0]: AD high level calibration result.

ADL[7:0]: AD low level calibration result.

9.1.49 RF4CE Mode Select Register (Address: 0x50001300)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CCAS		LQIS	ACKS	ARTS	CSMAS	SLOT	DLS
R	CCAS							
Reset	0		1	1	0	1	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	FMSS						ERX	EDS
R								EDS

Reset	0						0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W				CCAM1	CCAM0	SLT2	SLT1	SLT0
R								
Reset				0	1	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

CCAS: CCA function. (Auto clear when done).

[0]: Disable.

[1]: Enable.

LQIS: LQI Select. Recommend LQIS = [1].

[0]: Disable.

[1]: Enable.

ACKS: Auto ACK enable. (Based on IEEE 802.15.4 Frame Control Field ACKR, reference Ch22.4)

[0]: Disable.

[1]: Enable(And ACKR=1).

ARTS: Auto Resend enable.

[0]: Disable.

[1]: Enable.

CSMAS: CSMA-CA enable.

[0]: Disable.

[1]: Enable.

SLOT: CSMA_CA algorithm type.

[0]: Un-slotted.

[1]: Slotted.

DLS: Dynamic length select.

[0]: deselect.

[1]: select.

FMSS: FMS select for EDS/CCA.

[0]: Normal FMS.

[1]: For CCA and ED. When CCA or ED active, FMS = 0.

ERX: RX Behavior.

[0]: Normal RX.

[1]: For CCA and ED. When CCA or ED is done, auto back to previous state (i.e. Standby or PLL mode).

EDS: Energy detect. (Auto clear when done).

[0]: Disable.

[1]: Enable.

CCAM[1:0]: CCA mode. Recommend CCAM = [01].

[00]: CCAF=1, when RSSI > RTH, and detect preamble frame.

[01]: CCAF=1, when RSSI > RTH.

[10]: CCAF=1, when detect preamble frame.

[11]: CCAF=1, when RSSI > RTH or detect preamble frame.

SLT[2:0]: TRX lead time in slotted mode.

[000]: 2 slot time.

[001]: 3 slot time.

[010]: 4 slot time.

[011]: 5 slot time.

[100]: 6 slot time.

[101]: 7 slot time.

[110]: 8 slot time.

[111]: 9 slot time.

9.1.50 RF4CE CSMA-CA Register (Address: 0x50001304)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	MaxBE3	MaxBE2	MaxBE1	MaxBE0	MinBE3	MinBE2	MinBE1	MinBE0
R								
Reset	0	1	0	1	0	0	1	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W			CST1	CST0		MaxNB2	MaxNB1	MaxNB0
R								
Reset			0	0		1	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

MaxBE [3:0]: Maximum back-off exponent in CSMA-CA algorithm. Recommend MaxBE = [0101].

MinBE [3:0]: Minimum back-off exponent in CSMA-CA algorithm. Recommend MinBE = [0011].

CST[1:0]: Carrier sense time. Recommend CST = [00].

[00]:128us.

[01]:160us.

[10]: 192us.

[11]:224us.

MaxNB [2:0]: Loop times for CSMA-CA algorithm. Recommend MaxNB = [100].

9.1.51 RF4CE ART Register (Address: 0x50001308)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	RAP7	RAP6	RAP5	RAP4	RAP3	RAP2	RAP1	RAP0
R								
Reset	0	0	0	1	1	1	0	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	R2TD3	R2TD2	R2TD1	R2TD0	T2RD3	T2RD2	T2RD1	T2RD0
R								
Reset	0	0	0	0	1	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W						ATLP2	ATLP1	ATLP0
R								
Reset						0	1	1
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

RAP [7:0]: RX Active Period of Auto-resend function.

Delay= 16 * (RAP [7:0]) us.

R2TD[3:0]: Delay from RX to TX of Auto-resend function. Recommend R2TD = [0000].


Delay= 16 * (R2TD [3:0]) us.

T2RD [3:0]: Delay from End of TX package to RX of Auto-resend function.

T2RD minima setting >= [0101]. Recommend T2RD = [1000].

Delay= 16 * (T2RD [3:0]) us.

ATLP [2:0]: Loop times for auto resend algorithm. Recommend ATLP = [011].



9.1.52 RF4CE ACK Register (Address: 0x5000130C)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	AFCF7	AFCF6	AFCF5	AFCF4	AFCF3	AFCF2	AFCF1	AFCF0
R								
Reset	0	0	0	0	0	0	1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	AFCF15	AFCF14	AFCF13	AFCF12	AFCF11	AFCF10	AFCF9	AFCF8
R								
Reset	0	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W					ACKD3	ACKD2	ACKD1	ACKD0
R								
Reset					1	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

AFCF[15:0]: ACK Frame Control Field.

AFCF [15:0] shall be filled in advance based on IEEE 802.15.4 Frame Control Field when ACKS = 1.

ACKD [3:0]: Auto-ACK Delay. Recommend ACKD = [1000] for 128 us.

Delay= 16 * (ACKD [3:0]) us.

9.1.53 RF4CE LQI Register (Address: 0x50001310)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W								LQICE
R	LQIV7	LQIV6	LQIV5	LQIV4	LQIV3	LQIV2	LQIV1	LQIV0
Reset								0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								

Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

LQICE: LQI Counter enable for WOR, ATRE, RX timeout.

[0]: Disable.

[1]: Enable.

LQIV [7:0]: Link quality indication value (read only).

LQIV=0x00, low link quality.

LQIV=0xFF, high link quality.

9.1.54 RF4CE PNG Register (Address: 0x50001328)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PNIV7	PNIV6	PNIV5	PNIV4	PNIV3	PNIV2	PNIV1	PNIV0
R	PNO7	PNO6	PNO5	PNO4	PNO3	PNO2	PNO1	PNO0
Reset	0	0	0	1	0	0	1	1
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	PNIV15	PNIV14	PNIV13	PNIV12	PNIV11	PNIV10	PNIV9	PNIV8
R	PNO15	PNO14	PNO13	PNO12	PNO11	PNO10	PNO9	PNO8
Reset	0	1	1	1	0	1	0	1
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W							PNS	PNIVS
R								
Reset							0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

PNIV [15:0]: Initial value of 16-bits Random number generator.

PNO [15:0]: 16-bits Random number generator output.

PNS: Reserved.

PNIVS: PN initial seed select. Recommend PNIVS = [0].

[0]: Use RF calibration value.

[1]: Manual setting by PNIV.

9.1.55 TX/RX FIFO Register (Address: 0x50001400 ~ 0x500014FF)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	FIFOx	FIFOx	FIFOx	FIFOx	FIFOx	FIFOx	FIFOx	FIFOx
R	FIFOx	FIFOx	FIFOx	FIFOx	FIFOx	FIFOx	FIFOx	FIFOx
Reset	0	0	0	0	0	0	0	0

9.1.56 USID Register (Address: 0x5000F000)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W								
R	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DID0
Reset								
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R	DID15	DID14	DID13	DID12	DID11	DID10	DID9	DID8
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16

W								
R	DID23	DID22	DID21	DID20	DID19	DID18	DID17	DID16
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R	DID31	DID30	DID29	DID28	DID27	DID26	DID25	DID24
Reset								

DID [31:0]: A813704

9.2 Power control register start at Address[31:0]= 0x50000000

Name	Offset	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
Battery Detect	0x0000	W															
		R															
		W	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
		R												BLE	BDV2	BDV1	BDV0
Flash Control	0x0004	W													BDV2	BDV1	BDV0
		R													BDV2	BDV1	BDV0
		W															
		R															
Power Control I	0x0008	W	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17
		R															
		W	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
		R															
Power Control II	0x000C	W	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17
		R															
		W	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
		R															
Power Control III	0x0010	W	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17
		R															
		W	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
		R															
DCDC Control	0x0014	W	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17
		R															
		W	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
		R															
CHR control I	0x0020	W	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17
		R															
		W	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
		R															
RC Control	0x0040	W	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17
		R															
		W	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
		R															
RC	0x0044	W	BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17
		R															
		W	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
		R															

Contr ol	4	R																
		W	BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		R							MRCT9	MRCT8	MRCT7	MRCT6	MRCT5	MRCT4	MRCT3	MRCT2	MRCT1	MRCT0
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
RC Targe t	0x0048	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W					TGNUM11	TGNUM10	TGNUM9	TGNUM8	TGNUM7	TGNUM6	TGNUM5	TGNUM4	TGNUM3	TGNUM2	TGNUM1	TGNUM0
R					NUMLH11	NUMLH10	NUMLH9	NUMLH8	NUMLH7	NUMLH6	NUMLH5	NUMLH4	NUMLH3	NUMLH2	NUMLH1	NUMLH0		
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
XRC Contr ol	0x0050	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W											EKICR1	EKICR0	XRCS	ENRC	MXRC	XRCC
R																	XRCC	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
XRC Contr ol	0x0054	W							MVXS1	MVXS0					CI1	CI0	ICONTROL1	ICONTROL0
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W								MTRIM8	MTRIM7	MTRIM6	MTRIM5	MTRIM4	MTRIM3	MTRIM2	MTRIM1	MTRIM0
R									TRIM8	TRIM7	TRIM6	TRIM5	TRIM4	TRIM3	TRIM2	TRIM1	TRIM0	
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
XRC Targe t	0x0058	W																
		R																
			BIT 15	BIT14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
		W						XTGNUM10	XTGNUM9	XTGNUM8	XTGNUM7	XTGNUM6	TGNUM5	XTGNUM4	XTGNUM3	XTGNUM2	XTGNUM1	XTGNUM0
R						NUMLH10	NUMLH9	NUMLH8	NUMLH7	NUMLH6	NUMLH5	NUMLH4	NUMLH3	NUMLH2	NUMLH1	NUMLH0		

9.2.1 Battery detect Register (Address: 0x50000000)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W				BLE	BDV2	BDV1	BDV0	BDE
R					BDV2	BDV1	BDV0	BDF
Reset				0	0	0	1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

BLE: Battery life extension. Reserved for internal usage.

BDV[2:0]: Battery detection voltage.

[000]: 2.0V.

[001]: 2.1V.

[010]: 2.2V.

[011]: 2.3V.

[100]: 2.4V.

[101]: 2.5V.

[110]: 2.6V.

[111]: 2.7V.

BDE: Battery detection enable.

[0]: Disable.

[1]: Enable.

BDF: Battery detection flag.

[0]: Low Battery.

[1]: High Battery.

9.2.2 Flash Control Register (Address: 0x50000004)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	AUTO	PDNFL2	QDSFL2	PDNFL1	QDSFL1	PDNFH	QDSFH	PDNFL
R								
Reset	1	0	1	0	1	0	1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

AUTO: Auto mode of flash pumping circuit.

PDNFH, QDSFH, PDNFL, QDSFL, PDNFL1, QDSFL1, PDNFL2, QDSFL2: Flash/Memory/M0 core power control. Use for PM mode.

9.2.3 Power Control I Register (Address: 0x50000008)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PDNDS	PMVSDS		PM1S-	-QD	REGAE	PM3F	STOP
R								
Reset	0	1		0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	PM1SW1	PM1SW0	CPPSN	PMPAR	CLKSEL2	CLKSEL1	CLKSEL0	PMM
R								
Reset	0	0	1	1	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	PD_LVD					CLR	CLR	CLR
R						BODF	RESETNF	PORF
Reset	0					0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W	BODS	PM1SWE	STDLY1	STDLY0		PSD2	PSD1	PSD0
R								
Reset	0	0	0	0		0	0	1

PDNDS,PMVSDS: PDND/PMVSD control select.(reset value: PDNDS=0,PMVSDS=1)

		PDNDS=0 ; PDNDS=1 PDND		PMVSDS=0 ; PMVSDS=1 PMVSD	
PSNS=1	Normal	1	1	0	1
PSNS=0	PM1	0	1	1	1
	PM2	0	1	1	1
	PM3	0	0	0	0

PM1S(Power Mode 1 select)

[0]: Disable

[1]: Enable

QD(Quick discharge Enable)

[0]: Disable

[1]: Enable

REGAE(RegA Enable)

[0]: Disable

[1]: Enable

PM3F (Power Mode 3 flag)

[0]: Disable PM3

[1]: Enable PM3. MCU enter PM3 after STOP mode and VDD_D is off

STOP (Stop mode)

[0]: Disable

[1]: Enable

CLKSEL[2:0] (Clock Select), Select clock source when enable clock select.

[000]: Clock source div 64 as MCU clock

[001]: Clock source div 2 as MCU clock

[010]: Clock source div 4 as MCU clock

[011]: Clock source div 8 as MCU clock

[100]: Clock source div 16 as MCU clock

[101]: Clock source div 32 as MCU clock

[110]: Clock source div 64 as MCU clock

[111]: Select RTC as CPU clock when CKSE=0; RTC div 2 as CPU clock when CKSE=1

PMM (Power management mode)

[0]: Disable

[1]: Enable

PD_LVD: LVD circuit power down.

When PD_LVD=0 and REGI voltage less than 1.8v, the LVD circuit will generate a low voltage reset signal.

[0]: Power on.

[1]: Power down.

PORF (power-on reset flag)

= 1: Occurred Power-on Reset

= 0: No Power-on Reset

RESETNF (resetrn flag)

= 1: Occurred ResetN reset

= 0: No ResetN resetno resetrn reset

BODF (Low voltage detect) flag

= 1: Occurred Low Voltage Reset
= 0: No Low Voltage reset

CLR (Clear flag)
=1: clear flag.
=0: no clear.

PM1SWE,PM1SW[1:0],CPPSN,PMPAR.(for PM mode control)

STDLY[1:0]: Soft start delay.

BODS: BOD flag select

9.2.4 Power Control II Register (Address: 0x5000000C)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	REGCL	REGVS	CBG4	CBG3	CBG2	CBG1	CBG0	BGS
R								
Reset	0	0	1	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W			STND	STNP	STNA	STNPA		REGCS
R								
Reset			1	0	1	0		0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

REGCL: Low current regulator. Reserved for internal usage.

REGVS: Regulator voltage select. Reserved for internal usage.

CBG [4:0]: Vref calibration.

BGS: Bangap (BG) select

[0]: Low current BG.

[1]: High current BG.

STND,STNP,STNA,STNPA: Soft start for regulator D/P/A.PA

REGCS: Regulator current select. Reserved for internal usage.

9.2.5 Charger Control Register (Address: 0x50000020)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	EXV_TS	CM_TS	CHG_LC	CHR_ILIMC			CHARVS	CHAREN
R								
Reset	0	0	0	0			0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	SBS_C			WUE_PCHG	WUE_UV	WUE_SB	WUE_CHG	CHRI_RN
R	OVPF	OTPF	OCPF	PCHGF	UVF	SBF	CHGF	CHRI_F
Reset	0			1	0	1	1	0

R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

EXV_TS: Soft-start switch

[0]: deselect

[1]: select.

CM_TS: Current mode type select

[0]: deselect

[1]: select.

CHG_LC: Charger low current select

[0]: deselect

[1]: select.

CHR_ILIMC: Charger current limit select

[0]: deselect

[1]: select.

CHARVS: Charger charging voltage select

CHAREN: Enable Charger.

[0]: Disable.

[1]: Enable.

SBS_C: Set charger in to standby mode. (Reset value = 0).

WUE_X: WU enable for charger interrupt source.

[0]: Disable.

[1]: Enable.

CHRI_RN: Clear charger's interrupt flag CHRI_F.

[0]: Normal.

[1]: Clear.

PCHGF, UVF, SBF, CHGF: Charger interrupt flag for trickle charge, under voltage, standby and charge state.

[0]: Event inactive.

[1]: Event active.

OVPF, OTPF, OCPF: Protection flag for over voltage, temperature and current.

[0]: Event inactive.

[1]: Event active.

CHRI_F: Charger interrupt indicator.

[0]: Event inactive.

[1]: Event active.

9.2.6 RC Control I Register (Address: 0x50000040)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W				IRCHC	RTCS	ROE	MRC	RCC
R								RCC
Reset				0	0	1	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16

W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

IRCHC: RC oscillator high current mode select.

RTCS: Sleep timer select.

[0]: RC oscillator (Internal).

[1]: RTC crystal oscillator (External).

ROE: Enable Internal RC oscillator.

[0]: Disable.

[1]: Enable.

MRC: RO bank manual calibration.

[0]: Disable.

[1]: Enable.

RCC: RO bank calibration (Auto clear when done).

[0]: Disable.

[1]: Enable.

9.2.7 RC Control II Register (Address: 0x50000044)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	MRCT7	MRCT6	MRCT5	MRCT4	MRCT3	MRCT2	MRCT1	MRCT0
R	RCT7	RCT6	RCT5	RCT4	RCT3	RCT2	RCT1	RCT0
Reset	0	0	1	1	1	0	1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W							MRCT9	MRCT8
R							RCT9	RCT8
Reset							1	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	CX4	CX3	CX2	CX1	CX0	RCOT2	RCOT1	RCOT0
R								
Reset	0	0	1	0	0	1	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W					RCKS1	RCKS0	MVS1	MVS0
R								
Reset					1	0	1	1

MRCT [9:0]: RO Bank manual calibration value (write only).

Manual setting when MRC =1.

RCT [9:0]: RO Bank auto calibration value (read only).

CX[4:0]: Reserved for internal usage only.

RCOT[2:0]: Reserved for internal usage only.

RCKS [1:0]: RO calibration clock select:

[00]: 32XMDR

[01]: 16MHz

[10]: 8XMDR

[11]: 4XMDR

MVS [1:0]: RO calibration moving average mode.

[00]: 1

[01]: 2

[10]: 4

[11]: 8

9.2.8 RC Target Control Register (Address: 0x50000048)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	TGNUM7	TGNUM6	TGNUM5	TGNUM4	TGNUM3	TGNUM2	TGNUM1	TGNUM0
R	NUMLH7	NUMLH6	NUMLH5	NUMLH4	NUMLH3	NUMLH2	NUMLH1	NUMLH0
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W					TGNUM11	TGNUM10	TGNUM9	TGNUM8
R					NUMLH11	NUMLH10	NUMLH9	NUMLH8
Reset					0	1	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

TGNUM [11:0]: RO N Counter target (write only).

RO N Counter calibration goal or manual setting.

9.2.9 XRC Control I Register (Address: 0x50000050)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W			EKICR1	EKICR0	XRCS	ENRC	MXRC	XRCC
R								XRCC
Reset			0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

EKICR[1:0]: Enable kick-off circuit select.

[00]:0us;

[01]:10us;

[1x]:20us.

XRCS: Main clock source select.

[0]: Crystal oscillator (External).

[1]: XRC oscillator (Internal)

ENRC: Enable Internal XRC oscillator.

[0]: Disable.

[1]: Enable.

MXRC: XRO bank manual calibration.

[0]: Disable.

[1]: Enable.

XRCC: XRO bank calibration (Auto clear when done).

[0]: Disable.

[1]: Enable.

9.2.10 XRC Control II Register (Address: 0x50000054)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	MTRIM7	MTRIM6	MTRIM5	MTRIM4	MTRIM3	MTRIM2	MTRIM1	MTRIM0
R	TRIM7	TRIM6	TRIM5	TRIM4	TRIM3	TRIM2	TRIM1	TRIM0
Reset	0	0	1	1	1	0	1	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								MTRIM8
R								TRIM8
Reset								1
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W					CI1	CI0	ICONTROL1	ICONTROL0
R								
Reset					1	0	1	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W							MVXS1	MVXS0
R								
Reset							0	0

MTRIM [8:0]: XRO Bank manual calibration value (write only).
Manual setting when MXRC =1.

TRIM [8:0]: XRO Bank auto calibration value (read only).

CI[1:0]: Reserved for internal usage only.

ICONTROL[1:0]: Reserved for internal usage only.

MVXS [1:0]: XRO calibration moving average mode.

[00]: 1

[01]: 2

[10]: 4

[11]: 8

9.2.11 XRC Target Control Register (Address: 0x50000058)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	XTGNUM7	XTGNUM6	XTGNUM5	XTGNUM4	XTGNUM3	XTGNUM2	XTGNUM1	XTGNUM0
R	NUMLH7	NUMLH6	NUMLH5	NUMLH4	NUMLH3	NUMLH2	NUMLH1	NUMLH0
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W						XTGNUM10	XTGNUM9	XTGNUM8
R						NUMLH10	NUMLH9	NUMLH8
Reset						0	1	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

XTGNUM [10:0]: RO N Counter target (write only).
RO N Counter calibration goal or manual setting.

9.3 12bit ADC control register start at Address[31:0]= 0x50008000

Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
12 bit ADC Control	0x0000	W													CKS1	CKS0	DELS1	DELS0
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W	ADCIOS3	ADCIOS2	ADCIOS1	ADCIOS0			ADIVL	ADCYC	BUFS12B			MODE12	MVS122	MVS121	MVS120	ADCE12
		R												MODE12	MVS122	MVS121	MVS120	ADCE12
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
12 bit ADC	0x0004	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W																
		R					ADC11	ADC10	ADC9	ADC8	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
Name	Offset		BIT 31	BIT 30	BIT 29	BIT 28	BIT 27	BIT 26	BIT 25	BIT 24	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16
12 bit ADC INTSTATE	0x0008	W																
		R																
			BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
		W																ADCI_Clear
		R																ADCI_STAT E

9.3.1 12bit ADC Control Register (Address: 0x50008000)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	BUFS12B			MODE12	MVS122	MVS121	MVS120	ADCE12
R				MODE12	MVS122	MVS121	MVS120	ADCE12
Reset	0			0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	ADCIOS3	ADCIOS2	ADCIOS1	ADCIOS0			ADIVL	ADCYC
R								
Reset	0	0	0	0			0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W					CKS1	CKS0	DELS1	DELS0
R								
Reset					0	0	0	0
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

BUFS12B: buffer select for 12bit ADC.

[0]: deselect

[1]: select.

MODE12: ADC 12bit mode.

[0]: one time.

[1]: continuous.

MVS12B [2:0]: 12bit ADC moving average mode.

[000]:1
[001]:2
[010]:3
[011]:4
[100]:5
[101]:6
[110]:7
[111]:8

ADCE12: ADC 12bit measurement enable.

[0]: disable
[1]: enable.

ADCIOS[3:0]: ADC I/O select.

ADIVL: ADC 12bit initial value.

[0]:0
[1]:2048

ADCYC: ADC 12bit counter reference.

[0]:31
[1]:32

CKS[1:0]: ADC 12bit main clock select.

[00]: 4M
[01]: 2M
[10]: 1M
[11]: 0.5M

DELS[1:0]: ADC 12bit measurement delay select.

[00]: 5us
[01]: 10us
[10]: 15us
[11]: 20us.

9.3.2 12bit ADC Register (Address: 0x50008004)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W								
R	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
Reset								
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R					ADC11	ADC10	ADC9	ADC8
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

ADC12 [11:0]: ADC 12bit value.

9.3.3 12bit ADC INTSTATE Register (Address: 0x50008008)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W								ADC1_Clear

R								ADCI_STATE
Reset								0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W								
R								
Reset								
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W								
R								
Reset								
R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W								
R								
Reset								

ADCI_Clear: ADC 12bit INT clear.

[0]:normal

[1]:clear

ADCI_STATE: ADC 12bit INT State.

9.4 Flash memory controller register start at Address[31:0]= 0x4001F000

Flash mode register (Offset: 0x100)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	RBB	TRIM	-	INF	TM[3]	TM[2]	TM[1]	TM[0]
R	RBB	TRIM	-	INF	TM[3]	TM[2]	TM[1]	TM[0]
Reset	1	0	0	0	0	0	0	0

RBB (Flash Ready status output)

[0]: Not Ready.

[1]: Ready

TRIM (Flash trim mode enable)

[0]: Disable

[1]: Enable

TM[3:0] (Flash Test Mode enable)

INF (Flash Information page enable)

[0]: Disable

[1]: Enable

Flash control register (Offset: 0x104)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	CE			MERASE	SERASE	PERASE	PROG	WRONLY
R	CE			MERASE	SERASE	PERASE	PROG	WRONLY
Reset	1	0	0	0	0	0	0	0

CE (Flash chip enable)

[0]: Disable

[1]: Enable

MERASE (Flash Mass Erase enable)

[0]: Disable

[1]: Enable

SERASE (Flash Sector Erase enable)

[0]: Disable

[1]: Enable

PERASE (Flash Page Erase enable)

[0]: Disable

[1]: Enable

PROG (Flash Page Program internal Erase and Write enable)

[0]: Disable

[1]: Enable

WRONLY (Flash Page Write enable)

[0]: Disable

[1]: Enable

Flash pwe register (Offset: 0x108)

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE		PWE_L[5]	PWE_L[4]	PWE_L[3]	PWE_L[2]	PWE_L[1]	PWE_L[0]
R	PWE		PWE_L[5]	PWE_L[4]	PWE_L[3]	PWE_L[2]	PWE_L[1]	PWE_L[0]
Reset	1	0	0	0	0	0	0	0

PWE (Flash IAP program enable)

[0]: Disable

[1]: Enable

PWE_L[5:0](Flash IAP program length)

[000001]: 1 double word.

[000010]: 2 double word.

...

[100000]: 32 double word.

Flash pwe start address register (Offset: 0x10C)

Offset: 0x10C

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_A[7]	PWE_A[6]	PWE_A[5]	PWE_A[4]	PWE_A[3]	PWE_A[2]	PWE_A[1]	PWE_A[0]
R	PWE_A[7]	PWE_A[6]	PWE_A[5]	PWE_A[4]	PWE_A[3]	PWE_A[2]	PWE_A[1]	PWE_A[0]
Reset	0	0	0	0	0	0	0	0

Offset: 0x10D

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_A[15]	PWE_A[14]	PWE_A[13]	PWE_A[12]	PWE_A[11]	PWE_A[10]	PWE_A[9]	PWE_A[8]
R	PWE_A[15]	PWE_A[14]	PWE_A[13]	PWE_A[12]	PWE_A[11]	PWE_A[10]	PWE_A[9]	PWE_A[8]
Reset	0	0	0	0	0	0	0	0

Offset: 0x10E

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_A[23]	PWE_A[22]	PWE_A[21]	PWE_A[20]	PWE_A[19]	PWE_A[18]	PWE_A[17]	PWE_A[16]
R	PWE_A[23]	PWE_A[22]	PWE_A[21]	PWE_A[20]	PWE_A[19]	PWE_A[18]	PWE_A[17]	PWE_A[16]
Reset	0	0	0	0	0	0	0	0

Offset: 0x10F

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_A[31]	PWE_A[30]	PWE_A[29]	PWE_A[28]	PWE_A[27]	PWE_A[26]	PWE_A[25]	PWE_A[24]
R	PWE_A[31]	PWE_A[30]	PWE_A[29]	PWE_A[28]	PWE_A[27]	PWE_A[26]	PWE_A[25]	PWE_A[24]

Reset	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---

PWE_A[31:0](Flash IAP program start address)

Flash pwe program data register (Offset: 0x200~0x27F)

Offset: 0x200

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D0[7]	PWE_D0[6]	PWE_D0[5]	PWE_D0[4]	PWE_D0[3]	PWE_D0[2]	PWE_D0[1]	PWE_D0[0]
R	PWE_D0[7]	PWE_D0[6]	PWE_D0[5]	PWE_D0[4]	PWE_D0[3]	PWE_D0[2]	PWE_D0[1]	PWE_D0[0]
Reset	0	0	0	0	0	0	0	0

Offset: 0x201

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D0[15]	PWE_D0[14]	PWE_D0[13]	PWE_D0[12]	PWE_D0[11]	PWE_D0[10]	PWE_D0[9]	PWE_D0[8]
R	PWE_D0[15]	PWE_D0[14]	PWE_D0[13]	PWE_D0[12]	PWE_D0[11]	PWE_D0[10]	PWE_D0[9]	PWE_D0[8]
Reset	0	0	0	0	0	0	0	0

Offset: 0x202

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D0[23]	PWE_D0[22]	PWE_D0[21]	PWE_D0[20]	PWE_D0[19]	PWE_D0[18]	PWE_D0[17]	PWE_D0[16]
R	PWE_D0[23]	PWE_D0[22]	PWE_D0[21]	PWE_D0[20]	PWE_D0[19]	PWE_D0[18]	PWE_D0[17]	PWE_D0[16]
Reset	0	0	0	0	0	0	0	0

Offset: 0x203

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D0[31]	PWE_D0[30]	PWE_D0[29]	PWE_D0[28]	PWE_D0[27]	PWE_D0[26]	PWE_D0[25]	PWE_D0[24]
R	PWE_D0[31]	PWE_D0[30]	PWE_D0[29]	PWE_D0[28]	PWE_D0[27]	PWE_D0[26]	PWE_D0[25]	PWE_D0[24]
Reset	0	0	0	0	0	0	0	0

Offset: 0x204

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D1[7]	PWE_D1[6]	PWE_D1[5]	PWE_D1[4]	PWE_D1[3]	PWE_D1[2]	PWE_D1[1]	PWE_D1[0]
R	PWE_D1[7]	PWE_D1[6]	PWE_D1[5]	PWE_D1[4]	PWE_D1[3]	PWE_D1[2]	PWE_D1[1]	PWE_D1[0]
Reset	0	0	0	0	0	0	0	0

Offset: 0x205

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D1[15]	PWE_D1[14]	PWE_D1[13]	PWE_D1[12]	PWE_D1[11]	PWE_D1[10]	PWE_D1[9]	PWE_D1[8]
R	PWE_D1[15]	PWE_D1[14]	PWE_D1[13]	PWE_D1[12]	PWE_D1[11]	PWE_D1[10]	PWE_D1[9]	PWE_D1[8]
Reset	0	0	0	0	0	0	0	0

Offset: 0x206

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D1[23]	PWE_D1[22]	PWE_D1[21]	PWE_D1[20]	PWE_D1[19]	PWE_D1[18]	PWE_D1[17]	PWE_D1[16]
R	PWE_D1[23]	PWE_D1[22]	PWE_D1[21]	PWE_D1[20]	PWE_D1[19]	PWE_D1[18]	PWE_D1[17]	PWE_D1[16]
Reset	0	0	0	0	0	0	0	0

Offset: 0x207

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D1[31]	PWE_D1[30]	PWE_D1[29]	PWE_D1[28]	PWE_D1[27]	PWE_D1[26]	PWE_D1[25]	PWE_D1[24]
R	PWE_D1[31]	PWE_D1[30]	PWE_D1[29]	PWE_D1[28]	PWE_D1[27]	PWE_D1[26]	PWE_D1[25]	PWE_D1[24]

Reset	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---

Offset: 0x208

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D2[7]	PWE_D2[6]	PWE_D2[5]	PWE_D2[4]	PWE_D2[3]	PWE_D2[2]	PWE_D2[1]	PWE_D2[0]
R	PWE_D2[7]	PWE_D2[6]	PWE_D2[5]	PWE_D2[4]	PWE_D2[3]	PWE_D2[2]	PWE_D2[1]	PWE_D2[0]
Reset	0	0	0	0	0	0	0	0

Offset: 0x209

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D2[15]	PWE_D2[14]	PWE_D2[13]	PWE_D2[12]	PWE_D2[11]	PWE_D2[10]	PWE_D2[9]	PWE_D2[8]
R	PWE_D2[15]	PWE_D2[14]	PWE_D2[13]	PWE_D2[12]	PWE_D2[11]	PWE_D2[10]	PWE_D2[9]	PWE_D2[8]
Reset	0	0	0	0	0	0	0	0

Offset: 0x20A

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D2[23]	PWE_D2[22]	PWE_D2[21]	PWE_D2[20]	PWE_D2[19]	PWE_D2[18]	PWE_D2[17]	PWE_D2[16]
R	PWE_D2[23]	PWE_D2[22]	PWE_D2[21]	PWE_D2[20]	PWE_D2[19]	PWE_D2[18]	PWE_D2[17]	PWE_D2[16]
Reset	0	0	0	0	0	0	0	0

Offset: 0x20B

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D2[31]	PWE_D2[30]	PWE_D2[29]	PWE_D2[28]	PWE_D2[27]	PWE_D2[26]	PWE_D2[25]	PWE_D2[24]
R	PWE_D2[31]	PWE_D2[30]	PWE_D2[29]	PWE_D2[28]	PWE_D2[27]	PWE_D2[26]	PWE_D2[25]	PWE_D2[24]
Reset	0	0	0	0	0	0	0	0

Offset: 0x27C

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D1F[7]	PWE_D1F[6]	PWE_D1F[5]	PWE_D1F[4]	PWE_D1F[3]	PWE_D1F[2]	PWE_D1F[1]	PWE_D1F[0]
R	PWE_D1F[7]	PWE_D1F[6]	PWE_D1F[5]	PWE_D1F[4]	PWE_D1F[3]	PWE_D1F[2]	PWE_D1F[1]	PWE_D1F[0]
Reset	0	0	0	0	0	0	0	0

Offset: 0x27D

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D1F[15]	PWE_D1F[14]	PWE_D1F[13]	PWE_D1F[12]	PWE_D1F[11]	PWE_D1F[10]	PWE_D1F[9]	PWE_D1F[8]
R	PWE_D1F[15]	PWE_D1F[14]	PWE_D1F[13]	PWE_D1F[12]	PWE_D1F[11]	PWE_D1F[10]	PWE_D1F[9]	PWE_D1F[8]
Reset	0	0	0	0	0	0	0	0

Offset: 0x27E

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D1F[23]	PWE_D1F[22]	PWE_D1F[21]	PWE_D1F[20]	PWE_D1F[19]	PWE_D1F[18]	PWE_D1F[17]	PWE_D1F[16]
R	PWE_D1F[23]	PWE_D1F[22]	PWE_D1F[21]	PWE_D1F[20]	PWE_D1F[19]	PWE_D1F[18]	PWE_D1F[17]	PWE_D1F[16]
Reset	0	0	0	0	0	0	0	0

Offset: 0x27F

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWE_D1F[31]	PWE_D1F[30]	PWE_D1F[29]	PWE_D1F[28]	PWE_D1F[27]	PWE_D1F[26]	PWE_D1F[25]	PWE_D1F[24]

R	PWE_ D1F[31]	PWE_ D1F[30]	PWE_ D1F[29]	PWE_ D1F[28]	PWE_ D1F[27]	PWE_ D1F[26]	PWE_ D1F[25]	PWE_ D1F[24]
Reset	0	0	0	0	0	0	0	0

PWE_D0[31:0](Flash IAP program data of start address)

PWE_D1[31:0](Flash IAP program data of start address+1)

PWE_D2[31:0](Flash IAP program data of start address+2)

...

PWE_D1F[31:0](Flash IAP program data of start address+32)

AMICCOM CONFIDENTIAL

10. A8137M0 RF

A8137M0 integrate 2.4 GHz GFSK transceiver and use Strobe control register to control RF state. There are 6 Strobe commands to control internal state machine for RF operations. These MODEs include Sleep MODE, Reserved MODE, Standby MODE, PLL MODE, RX MODE and TX MODE. The physical FIFO depth is 64 bytes and it can supports logical FIFO extension up to 256 bytes. Sleep timer is used for WOR (Wake On Rx) and time-slotted MODE operation.

10.1 Strobe Command

Use strobe command control RF state and user can read the RF state from MODE register

10.1.1 Strobe Command - Sleep MODE

Refer to Strobe Control Register, user can write 0x80 to Strobe Control Register directly to set RF into Sleep MODE.

10.1.2 Strobe Command - Reserved MODE

Refer to Strobe Control Register, user can write 0x90 to Strobe Control Register directly to set RF into Reserved MODE.

10.1.3 Strobe Command - Standby MODE

Refer to Strobe Control Register, user can write 0xA0 to Strobe Control Register directly to set RF into Standby MODE.

10.1.4 Strobe Command - PLL MODE

Refer to Strobe Control Register, user can write 0xB0 to Strobe Control Register directly to set RF into PLL MODE.

10.1.5 Strobe Command - RX MODE

Refer to Strobe Control Register, user can write 0xC0 to Strobe Control Register directly to set RF into RX MODE.

10.1.6 Strobe Command - TX MODE

Refer to Strobe Control Register, user can write 0xD0 to Strobe Control Register directly to set RF into TX MODE.

10.2 RF Reset Command

In addition to power on reset (POR), A8137M0 could issue software reset to RF by setting RESET Register. A8137M0 generates an internal signal "RESETN" to initial RF circuit. After reset command, RF state is in standby MODE and re-calibration is necessary.

10.3 FIFO Accessing Command

Before TX delivery, user only needs to write wanted data into TX FIFO in advance. Similarly, user can read RX FIFO once payload data is received. It is easy to delivery data to air. Below is the procedure of writing TX FIFO.

Step1: Send (n+1) bytes TX data in sequence by Data Byte 0, 1, 2 to n.

Step2: Send TX Strobe command for transmitting.

There are similar steps to read RX FIFO.

Step1: Send RX Strobe command for receiving data.

Step2: Read RX data from RX FIFO in sequence by Data Byte 0, 1, 2 to n.

To use A8137M0's FIFO MODE, user just needs to enable FMS =1. For FIFO accessing, TX FIFO (write-only) and RX FIFO (read-only) share the same register address. TX FIFO represents transmitted payload. On the other hand, RX circuitry synchronizes ID Code and stores received payload into RX FIFO.


10.4 Frame Structure

As below TRX format, the A8137M0 contains:

- Serial Packet ID (SID), the length is 4/8 bytes.
- The dynamic length for PHR frame.
- The physical FIFO depth is 64 bytes and it can supports logical FIFO extension up to 256 bytes.

- If CRC is enabled (CRCS=1), 2-bytes of CRC value is transmitted automatically after payload. In the same way, RX circuitry will check CRC value and show the result to CRC Flag.

TX format



RX format




Figure 10.1 TRX format

10.5 Transceiver Frequency

A8137M0 is a half-duplex transceiver with embedded PA and LNA. For TX or RX frequency setting, user just needs to set up LO frequency for two ways radio transmission.

A8137M0's main PLL features are:

- Fractional-N to generate RX/TX frequencies for all ISM 2.4 GHz channels
- Auto calibration loops for stable operation within the operating range
- Fast PLL settling to support frequency hopping

During receive operation, the frequency synthesizer works as a local oscillator. During transmit operation, the voltage-controlled oscillator (VCO) is directly modulated to generate the RF transmit signal. The frequency synthesizer is implemented as a fractional-N PLL.

A8137M0's LO frequency $F_{LO} = F_{LO_BASE} + F_{OFFSET}$. Where

$$F_{LO_BASE} = F_{PFD} * (BIP[8:0] + \frac{BFP[15:0]}{2^{16}}) * 2 = \frac{F_{XTAL}}{RRC[1:0] + 1} * (BIP[8:0] + \frac{BFP[15:0]}{2^{16}}) * 2$$

$F_{OFFSET} = CHN * F_{CHSP}$, and

$$F_{CHSP} = F_{PFD} \times \frac{CHR}{2^{16}} \times 2$$

Therefore, A8137M0 is very easy to implement frequency hopping by **ONE register setting, (CHN)**. In general, user can plan the wanted channels by a CHN Look-Up-Table between master and slaves for two-way frequency hopping.

10.6 State machine

A8137M0 supports 6 key operation states. That is,

- (1) Sleep MODE
- (2) Reserved MODE
- (3) Standby MODE
- (4) PLL MODE
- (5) RX MODE
- (6) TX MODE

After power on reset or software reset, user has to do calibration process because all control registers are in initial values. The calibration process of A8137M0 is very easy, user only needs to issue Strobe commands and enable calibration registers. After calibration, A8137M0 is ready to do TX and RX operation. User can start wireless transmission.

Strobe Command								Description
b7	b6	b5	b4	b3	b2	b1	b0	
1	0	0	0	x ^{*1}	x	x	x	Sleep MODE
1	0	0	1	x	x	x	x	Reserved MODE
1	0	1	0	x	x	x	x	Standby MODE
1	0	1	1	x	x	x	x	PLL MODE
1	1	0	0	x	x	x	x	RX MODE
1	1	0	1	x	x	x	x	TX MODE

MODE	RF Register retention	RF Regulator	Xtal Osc.	VCO	PLL	RX	TX	Strobe Command
Sleep	Yes	ON	ON ^{*2}	OFF	OFF	OFF	OFF	(1000-xxxx)b
Reserved	Yes	ON	ON	OFF	OFF	OFF	OFF	(1001-xxxx)b
Standby	Yes	ON	ON	OFF	OFF	OFF	OFF	(1010-xxxx)b
PLL	Yes	ON	ON	ON	ON	OFF	OFF	(1011-xxxx)b
RX	Yes	ON	ON	ON	ON	ON	OFF	(1100-xxxx)b
TX	Yes	ON	ON	ON	ON	OFF	ON	(1101-xxxx)b

Note 1: x means "don't care".

Note 2: MCU in non-stop mode. If MCU also in stop mode, it will enter PM mode and crystal oscillator is off.

Table 10.1 Operation MODE and strobe command.




Figure 10.2 TRX State diagram

10.7 FIFO mode

This MODE is suitable for the requirements of general purpose applications and can be chosen by setting FMS = 1. After calibration, user can issue Strobe command to enter standby MODE where write TX FIFO or read RX FIFO. From standby MODE to packet data transmission, only one Strobe command is needed. Once transmission is done, A8137M0 is auto back to standby MODE.




Figure 10.3 TX timing of FIFO MODE.




Figure 10.4 RX timing of FIFO MODE.

10.8 Calibration

A8137M0 needs calibration process after reset. Below are seven calibration items inside the device.

1. VCO Current Calibration.
2. VCO Bank Calibration.
3. VCO Deviation Calibration.
4. IF Filter Bank Calibration.
5. RC Oscillator (WOR) Calibration.
6. RSSI Calibration
7. ADC Calibration

10.8.1 Calibration Procedure

The purpose to execute the above calibration items is to deal with Foundry process deviation. After calibrations, A8137M0 will be set to the best working conditions without concerning Foundry process deviation to impact A8137M0's RF performance.

In general, user can use A8137M0's auto calibration function by just enabling calibration items and checking its calibration flag. For detailed calibration procedures, please refer to A8137M0 reference code of `initRF()` subroutine and `A8137M0_Cal()` subroutine.

- ☐ Initialize A8137M0 by calling the subroutine of `initRF()`.
- ☐ Initialize all control registers by calling the subroutine of `A8137M0_Config()`.
- ☐ Execute all calibration items by calling the subroutine of `A8137M0_Cal()`.

Note:

1. VCO calibration should be executed in PLL mode.(Others in STBY mode)
2. After IF calibration, RF should be return SLEEP mode once for reset main clock phase.

11. SoC Architectural Overview

A8137M0 microcontroller is instruction set compatible with Cortex™-M0 profile processors.

A8137M0 integrates many features, three 8/16bit counters/timers, watchdog timer, IRC, UART, SPI interface, I²C interface, 8 channels PWM, 8 channels ADC and battery detector, The interrupt controller is extended to support 6 interrupt sources; watchdog timer, IRC, SPI, I²C, ADC and RF.

A8137M0 includes SWD debug circuitry that provides full time, real-time, in-circuit debugging.

11.1 ARM Cortex-M0

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality.

The processor can execute Thumb code and is compatible with other Cortex™-M0 profile processors. The profile supports two MODEs - Thread MODE and Handler MODE. Handler MODE is entered as a result of an exception. An exception return can only be issued in Handler MODE. Thread MODE is entered on Reset and can be entered as a result of an exception return. The following figure shows the functional controller of the processor.




Figure 11.1 Core-M0 block diagram

11.1.1 Feature

- ◆ A low gate count processor
 - ARMv6-M Thumb® instruction set
 - Thumb-2 technology
 - ARMv6-M compliant 24-bit SysTick timer
 - A 32-bit hardware multiplier
 - System interface supported with little-endian data accesses
 - Ability to have deterministic, fixed-latency, interrupt handling

- Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
- C Application Binary Interface compliant exception MODEI:
This is the ARMv6-M, C Application Binary Interface (C-ABI) compliant exception MODEI that enables the use of pure C functions as interrupt handlers
- Low power Idle MODE entry using the Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or return from interrupt sleep-on-exit feature
- ◆ NVIC
 - 32 external interrupt inputs, each with four levels of priority
 - Dedicated Non-maskable Interrupt (NMI) input
 - Supports for both level-sensitive and pulse-sensitive interrupt lines
 - Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Idle MODE
- ◆ Debug support
 - Four hardware breakpoints
 - Two watch points
 - Program Counter Sampling Register (PCSR) for non-intrusive code profiling
 - Single step and vector catch capabilities
- ◆ Bus interfaces
 - Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
 - Single 32-bit slave port that supports the DAP (Debug Access Port)

11.2 Memory Organization

The memory organization is shown as figure 11.2




Figure 11.2 Memory Organization

11.3 Nested Vectored Interrupt Controller (NVIC)

The Cortex™-M0 CPU provides an interrupt controller as an integral part of the exception MODE, named as “Nested Vectored Interrupt Controller (NVIC)”, which is closely coupled to the processor core and provides following features.

11.3.1 Feature

- **Flexible interrupt management**
In the Cortex-M0 processor, each external interrupt can be enabled or disabled and can have its pending status set or clear by software. It can also accept exception requests at signal level (interrupt request from a peripheral remain asserted until the interrupt service routine clears the interrupt request), as well as an exception request pulse (minimum 1 clock cycle). This allows the interrupt controller to be used with any interrupt source.
- **Nested interrupt support**
In the Cortex-M0 processor, each exception has a priority level. The priority level can be fixed or programmable. When an exception occurs, such as an external interrupt, the NVIC will compare the priority of this exception to the current level. If the new exception has a higher priority, the current running task will be suspended. Some of the registers will be stored on to the stack memory, and the processor will start executing the exception handler of the new exception. This process is called “preemption.” When the higher priority exception handler is complete, it is terminated with an exception return operation and

the processor automatically restores the registers from the stack and resumes the task that was running previously. This mechanism allows nesting of exception services without any software overhead.

- Vectored exception entry

When an exception occurs, the processor will need to locate the starting point of the corresponding exception handler. Traditionally, in ARM processors such as the ARM7TDMI, software usually handles this step. The Cortex-M0 automatically locates the starting point of the exception handler from a vector table in the memory.

As a result, the delay from the start of the exception to the execution of the exception handlers is reduced.

- Interrupt masking

The NVIC in the Cortex-M0 processor provides an interrupt masking feature via the PRIMASK special register. This can disable all exceptions except hard fault and NMI. This masking is useful for operations that should not be interrupted such as time critical control tasks or real-time multimedia codecs.

11.3.2 Exception Types and Interrupt Map

Each exception source in the Cortex-M0 processor has a unique exception number. The exception number for NMI is 2, and the exception numbers for the on-chip peripherals and external interrupt sources are from 16 to 47. The other exception numbers, from 1 to 15, are for system exceptions generated inside the processor, although some of the exception numbers in this range are not used. Each exception type also has an associated priority. The priority levels of some exceptions are fixed and some are programmable. Table 11.1 shows the exception types, exception numbers, and priority levels.

Exception Number	Exception Type	Priority	Interrupt Description
1	Reset	-3(Highest)	Reset
2	NMI	-2	Non maskable interrupt
3	Hard fault	-1	Fault handing exception
4-10	Reserved	--	--
11	SVC	Programmable	Supervisor call via SVC instruction
12-13	Reserved	--	--
14	PendSV	Programmable	Pendable request for system service
15	SysTick	Programmable	System tick timer
16-47	IRQ0~IRQ31	Programmable	IRQ

Table 11.1 Exception Types

Exception Number	Interrupt Number Bit	Interrupt Name	Interrupt Description
16	0	--	-
17	1	UART0_INT	UART0 Tx/Rx/Overflow interrupt
18	2	--	--
19	3	RADIO_INT	RADIO interrupt
20	4	--	--
21	5	UART2_INT	UART2 Tx/Rx/Overflow interrupt
22	6	PORT0_COMB_INT	GPIO 0 combined/Key interrupt
23	7	--	--
24	8	TIMER0	Timer0 interrupt
25	9	TIMER1	Timer1 interrupt
26	10	Dual_Timer_INT	Dual Timer interrupt
27	11	CHARGE_INT	Charger interrupt
28	12	--	--
29	13	UART1_INT	UART1 Tx/Rx/Overflow interrupt
30	14	--	--
31	15	--	--
32	16	SPI_INT	SPI interrupt
33	17	I ² C_INT	I ² CM/I ² CS interrupt
34	18	--	--
35	19	--	--
36	20	--	--
37	21	ADC_INT	12bits-ADC interrupt
38	22	--	--
39	23	--	--
40	24	--	--
41	25	--	--
42	26	--	--
43	27	--	--
44	28	--	--
45	29	--	--
46	30	--	--
47	31	--	--

Table 11.2 Interrupt Map Vector Table

11.4 Reset source

Reset circuitry allows A8137M0 to be easily placed in a predefined default condition. LVD, Reset, POR, NVIC reset, and Watchdog signal will reset A8137M0 when they happen.




Figure 11.3 Reset source

11.5 Clock Source

A8137M0 has three clock source, crystal oscillator (XI, XO), RTC crystal (P0.22, P0.23/ RTC_I, RTC_O) and internal RC oscillator. In the MCU part (digital peripherals), user chooses the suitable clock source by power consumptions and performance. In the RF part, the clock source only comes from XO.




Figure 11.4 Whole chip clock

11.6 System Timer (SysTick)

The SysTick timer is a 24-bit down counter. It reloads automatically after reaching zero, and the reload value is programmable. When reaching zero, the timer can generate a SysTick exception (exception number 15). For the Cortex-M0 processor, a simple timer called the SysTick is included to generate this regular interrupt request.

11.6.1 SysTick Control and Status Register (Address:0xE000E010)

R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W	--							
R	--							
Reset	0	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	--							COUNTFLAG
R	--							COUNTFLAG
Reset	0	0	0	0	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	--							
R	--							
Reset	0	0	0	0	0	0	0	0
R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--					CLKSOURCE	TICKINT	ENABLE
R	--					CLKSOURCE	TICKINT	ENABLE
Reset	0	0	0	0	0	0	0	0

COUNTFLAG: Returns 1 if timer counted to 0 since the last read of this register.

CLKSOURCE : Selects the SysTick timer clock source

0 = external reference clock

1 = processor clock.

If your device does not implement a reference clock, this bit reads-as-one and ignores writes.

TICKINT: Enables SysTick exception request

0 = counting down to zero does not assert the SysTick exception request

1 = counting down to zero to asserts the SysTick exception request.

ENABLE: Enables the counter

0 = counter disabled

1 = counter enabled.

11.6.2 SysTick Reload Value Register (Address:0xE000E014)

R/W	Bit 31	-----	Bit 24	Bit 23	-----	Bit 0
W	--				--	
R	--				RELOAD[23:0]	
Reset	0x0				0x000	

RELOAD[23:0]: Value to load into the SYST_CVR when the counter is enabled and when it reaches 0, see Calculating the RELOAD value.

11.6.3 SysTick Current Value Register (Address:0xE000E018)

R/W	Bit 31	-----	Bit 24	Bit 23	-----	Bit 0
W	--				--	
R	--				CURRENT[23:0]	
Reset	0x0				0x000	

CURRENT[23:0]: Reads return the current value of the SysTick counter.

11.7 Slow Clock Source

A8137M0 support two slow clock sources: internal RC oscillator and extern RTC crystal. User can set RCTS=0 or 1 to select internal RC-OSC or external RTC-XTAL. Slow clock source is the clock source for slow peripherals to keep work when MCU enter PM (power management) mode. For example: Sleep Timer, Real Time Counter.

11.7.1 Turn on External RTC XTAL

User can follow the step as blow to turn on external RTC XTAL:

1. P0ALTFUNCSET (0x40010018) = (1<<22) | (1<<23)
2. RCCTRL1 (0x50000040) = 0x00
3. RCCTRL1 (0x50000040) = 0x0C (Set RCTS=1, ROE=1)
4. Delay sometime for External RTC XTAL stable (about 100ms, depend on RTC XTAL)

11.7.2 Turn on Internal RC OSC

User can follow the step as blow to turn on internal RC OSC:

1. RCCTRL1 (0x50000040) = 0x00
2. RCCTRL2 (0x50000040) = 0x00000004 (Set ROE=1)
3. RCTARGET (0x50000048) = 977 (for 32.768KHz) or 1000 (for 32KHz)
4. RCCTRL1 (0x50000040) = 0x00000004 (Set RCC=1)
5. Check RCCTRL1 until RCC auto clear to 0 (about 10ms)

12. I/O Ports

12.1 FEATURE

- Tri-state GPIO (input, output high, output low)
- Support Pull-up resistor
- Support Wakeup pin
- Support 4 types GPIO Interrupt

12.2 BLOCK DIAGRAM

Each GPIO has the same structure as below:




Figure 12.1 I/O Block Diagram

12.3 REGISTER

12.3.1 Register List

Address	Name	DESCRIPTION
0x40010000	P0DATA	Port 0 Data Register
0x40010004	P0DATAOUT	Port 0 Data Out Register
0x40010008	P0PUN	Port 0 Pull Up Not Register
0x4001000C	P0WUEN	Port 0 Wakeup Enable Register
0x40010010	P0OUTENABLESET	Port 0 Output Enable Set Register
0x40010014	P0OUTENABLECLR	Port 0 Output Enable Clear Register
0x40010018	P0ALTFUNCSET	Port 0 Alternative Function Set Register
0x4001001C	P0ALTFUNCCLR	Port 0 Alternative Function Clear Register
0x40010020	P0INTENSET	Port 0 Interrupt Enable Set Register
0x40010024	P0INTENCLR	Port 0 Interrupt Enable Clear Register
0x40010028	P0INTTYPESET	Port 0 Interrupt Type Set Register
0x4001002C	P0INTTYPECLR	Port 0 Interrupt Type Clear Register
0x40010030	P0INTPOLSET	Port 0 Interrupt Polarity Set Register
0x40010034	P0INTPOLCLR	Port 0 Interrupt Polarity Clear Register
0x40010038	P0INTSTATUS	Port 0 Interrupt Request Status Register

Table 12.1 GPIO0 Register list

12.3.2 Register Description

P0DATA (Port 0 Data Register)

Address: 0x40010000

R/W	Bit 31	-----	Bit 0
W		P0DATAOUT [31:0]	
R		P0DATA [31:0]	
Reset		0x00000000	

P0DATAOUT[31:0]: Port 0 data out (output data, DO)

P0DATA[31:0]: Port 0 data (input data, DI)

P0DATAOUT (Port 0 Data Out Register)

Address: 0x40010004

R/W	Bit 31	-----	Bit 0
W		P0DATAOUT [31:0]	
R		P0DATAOUT [31:0]	
Reset		0x00000000	

P0DATAOUT[31:0]: Port 0 data out (output data, DO)

P0PUN (Port 0 Pull Up Not Register)

Address: 0x40010008

R/W	Bit 31	-----	Bit 0
W		P0PUN [31:0]	
R		P0PUN [31:0]	
Reset		0x00000000	

P0PUN[31:0]: Port 0 Pull Up Not

[0]: Pull up resistor enable (input setting usually).

[1]: Pull up resistor disable (output setting usually)

P0WUEN (Port 0 Wakeup Enable Register)

Address: 0x4001000C

R/W	Bit 31	-----	Bit 0
W		P0WUEN [31:0]	
R		P0WUEN [31:0]	
Reset		0x00000000	

P0WUEN[31:0]: Port 0 Wake Up Enable

[0]: IO pin wakeup disable

[1]: IO pin wakeup enable

P0OUTENABLESET (Port 0 Output Enable Set Register)

Address: 0x40010010

R/W	Bit 31	-----	Bit 0
W		P0OUTENABLESET [31:0]	
R		P0OUTENABLE [31:0]	
Reset		0x00000000	

P0OUTENABLESET [31:0]: Port 0 Output Enable Set

[0]: No effect

[1]: Output enable set. (Set IO pin to output)

P0OUTENABLE[31:0]: Port 0 Output Enable

[0]: IO pin is input

[1]: IO pin is output.

P0OUTENABLECLR (Port 0 Output Enable Clear Register)

Address: 0x40010014

R/W	Bit 31	-----	Bit 0
W		P0OUTENABLECLR [31:0]	
R		P0OUTENABLE [31:0]	
Reset		0x00000000	

P0OUTENABLECLR [31:0]: Port 0 Output Enable Clear

[0]: No effect

[1]: Output enable clean (set IO pin to input).

P0OUTENABLE[31:0]: Port 0 Output Enable

[0]: IO pin is input

[1]: IO pin is output.

P0ALTFUNCSET (Port 0 Alternative Function Set Register)

Address: 0x40010018

R/W	Bit 31	-----	Bit 0
W		P0ALTFUNCSET [31:0]	
R		P0ALTFUNC [31:0]	
Reset		0x00000000	

P0ALTFUNCSET [31:0]: Alternative function set

[0]: No effect

[1]: Alternative function set (alternative function enable).

P0ALTFUNC[31:0]: Alternative function status

[0]: Alternative function disable (GPIO).

[1]: Alternative function enable (Multi-function IO)

P0ALTFUNCCLR (Port 0 Alternative Function Clear Register)

Address: 0x4001001C

R/W	Bit 31	-----	Bit 0
W		P0ALTFUNCCLR [31:0]	
R		P0ALTFUNC [31:0]	
Reset		0x00000000	

P0ALTFUNCCLR [31:0]: Alternative function clear

[0]: No effect

[1]: Alternative function clean (alternative function disable)..

P0ALTFUNC[31:0]: Alternative function status

[0]: Alternative function disable (GPIO)

[1]: Alternative function enable (Multi-function IO)

P0INTENSET (Port 0 Interrupt Enable Set Register)

Address: 0x40010020

R/W	Bit 31	-----	Bit 0
W		P0INTENSET [31:0]	
R		P0INTEN [31:0]	
Reset		0x00000000	

P0INTENSET[31:0]: Port 0 interrupt enable set

[0]: No effect

[1]: Interrupt enable set (interrupt enable)

P0INTEN[31:0]: Port 0 interrupt enable status

[0]: Interrupt disable

[1]: Interrupt enable

POINTENCLR (Port 0 Interrupt Enable Clear Register)

Address: 0x40010024

R/W	Bit 31	-----	Bit 0
W		POINTENCLR [31:0]	
R		POINTEN [31:0]	
Reset		0x00000000	

POINTENCLR[31:0]: Port 0 interrupt enable clear

[0]: No effect

[1]: Interrupt enable clear (interrupt disable)

POINTEN[31:0]: Port 0 interrupt enable status

[0]: Interrupt disable

[1]: Interrupt enable

POINTTYPESET (Port 0 Interrupt Type Set Register)

Address: 0x40010028

R/W	Bit 31	-----	Bit 0
W		POINTTYPESET [31:0]	
R		POINTTYPE [31:0]	
Reset		0x00000000	

POINTTYPESET[31:0]: Port 0 interrupt type set

[0]: No effect

[1]: Interrupt type set (interrupt by edge)

POINTTYPE[31:0]: Port 0 interrupt type status

[0]: Interrupt by level

[1]: Interrupt by edge

POINTTYPECLR (Port 0 Interrupt Type Clear Register)

Address: 0x4001002C

R/W	Bit 31	-----	Bit 0
W		POINTTYPECLR [31:0]	
R		POINTTYPE [31:0]	
Reset		0x00000000	

POINTTYPECLR[31:0]: Port 0 interrupt type clear

[0]: No effect

[1]: Interrupt type clean (interrupt by level).

POINTTYPE[31:0]: Port 0 interrupt type status

[0]: Interrupt by level

[1]: Interrupt by edge

POINTPOLSET (Port 0 Interrupt Polarity Set Register)

Address: 0x40010030

R/W	Bit 31	-----	Bit 0
W		POINTPOLSET [31:0]	
R		POINTPOL [31:0]	
Reset		0x00000000	

POINTPOLSET[31:0]: Port 0 interrupt level set

[0]: No effect

[1]: Polarity-level set (high level or rising edge)

POINTPOL[31:0]: Port 0 interrupt level status

[0]: Low level or falling edge

[1]: High level or rising edge

POINTPOLCLR (Port 0 Interrupt Polarity Clear Register)

Address: 0x40010034

R/W	Bit 31	-----	Bit 0
W	POINTPOLCLR [31:0]		
R	POINTPOL [31:0]		
Reset	0x00000000		

POINTPOLCLR[31:0]: Port 0 interrupt level clear

[0]: No effect

[1]: Polarity-level clean (low level or falling edge)

POINTPOL[31:0]: Port 0 interrupt level status

[0]: Low level or falling edge

[1]: High level or rising edge

POINTSTATUSCLR (Port 0 Interrupt Request Status Register)

Address: 0x40010038

R/W	Bit 31	-----	Bit 0
W	POINTSTATUSCLR [31:0]		
R	POINTSTATUS [31:0]		
Reset	0x00000000		

POINTSTATUSCLR[31:0]: Port 0 interrupt request clear

[0]: No effect

[1]: Clear interrupt request status

POINTSTATUS[31:0]: Port 0 interrupt request status

[0]: No interrupt request

[1]: An interrupt request has occurred

12.4 FUNCTION DESCRIPTION

12.4.1 Output Enable (OE)

Each port has 24pins digital I/O Pins and each pin of port can be defined as general-purpose I/O (GPIO) or peripheral I/O signals connected to the timers, UART, I²C and SPI functions. Thus, each pin can also be used to wake up from PM mode.

User can select each pin function by setting register. Each port has itself port register like P0DATA (0x40010000). When reading, the logic levels of the Port's input pins are returned. As shown the below Table 12.2 and Table 12.3, each port has three registers to setting Pull-Up Not (PUN), Output-Enable (OE) and Wakeup enable(WUEN). As shown the below block diagram, Figure 12.1 I/O Block . Unused I/O pins should have a defined level and not be left floating. One way to do this is to leave the pin unconnected and configure the pin as a general-purpose I/O input with pull-up resistor.

According the Table 12.2, all pins can be configured as Output, Input or Input with the pull-up resistor (around 100 Kohm). Please refer the Table 12.2 truth table to know every function setting. When OE=1, this pin is configured as Output. Otherwise OE=0, this pin is configured as Input. User can set PUN=1 or 0 depending on application. When OE=0, PUN=0 is recommended for saving power.

OE[n]	PUN[n]	I/O port status
0	0	input with pull high
0	1	input without pull high
1	1	output

Table 12.2 I/O Port setting

WUEN[n]	Wakeup Interrupt (WUN_INT)
0	Disable
1	Enable*

* The I/O port must set to input(i.e. OE = 0).

Table 12.3 WUN_INT setting

12.4.2 WUN interrupt (WUN_INT)

The NVIC IRQn of WUN_INT is 15. Please refer Table 11.2 Interrupt Map Vector Table. This interrupt can wake up MCU from PM1, PM2. Port 0.18~Port 0.21 can wakeup MCU and need to initial all needed peripherals.

All Port pins can wake MCU up when WUEN=1 and configured GPIO. All Port pins' WUEN invert signals connect one OR gate to WUN_INT. It means pin wake up function needs WUN_INT to take care this interrupt event.

User can use P0 port as key input and meanwhile these key are low to event a WUN_INT to wakeup MCU. It is a helpful use to design a remote controller and low power consumption with power saving mode setting. In A8137M0 P0WUEN[15] is used to enable charger wakeup function(CHGWUN), so P0.15 cannot be used to wakeup MCU.




Figure 12.2 WUN_INT block diagram

12.4.3 GPIO0 interrupt (GPIO0_INT)

The NVIC IRQn of GPIO0_INT is 6. Please refer Table 11.2 Interrupt Map Vector Table. This interrupt can't wakeup MCU. GPIO0_INT supports 4 types IO interrupt. It needs work on normal mode. The setting of GPIO0_INT shows as Table 12.4.

P0INTTYPE	P0INTPOL	Interrupt by
0	0	Low level
0	1	High Level
1	0	Falling Edge
1	1	Rising Edge

Table 12.4 Port 0 interrupt setting table

12.4.4 Debug Interface and Flash Mask

There are four IO pins need to notice: P0_06, P0_07, P0_13 and P0_12

- P0_06, P0_07 will be set to SWDIO and SWCLK when P0_12 = 0 at reset.
- Flash will be mask (read out 0xFFFFFFFF) when P0_12=0 and P0_13=0 at reset.

GPIO pins	At Reset				After Rest	
	P0_12	P0_06	P0_07	P0_13	IO Pins	Flash
P0_12	1	X	X	X	P0_12	Flash not mask
P0_06					P0_06	
P0_07					P0_07	
P0_13					P0_13	
P0_12	0	X	X	1	P0_12	Flash not mask
P0_06					SWDIO	
P0_07					SWCLK	
P0_13					P0_13	
P0_12	0	X	X	0	P0_12	Flash MASKED
P0_06					SWDIO	
P0_07					SWCLK	
P0_13					P0_13	

Table 12.5 The pins for debug interface and flash mask

Flash mask is a special measure when the MCU can't download code because of a program execution. User can use Flash Mask to mask flash ROM and erase flash ROM. Please pay attention to the use of restrictions when planning the circuit.

AMICCOM CONFIDENTIAL

13. Timer

13.1 FEATURE

- Programmable 32-bits Timer
- Interrupt generator
- Support input-edge count or time-capture

13.2 PINS DESCRIPTION

PIN	GPIO	TYPE	DESCRIPTION
TIMER0EIN	P0_08	INPUT	EXTIN (external input) for Timer0
TIMER1EIN	P0_09	INPUT	EXTIN (external input) for Timer1

13.3 BLOCK DIAGRAM




Figure 13.1 32-Bit Timer/Counter block diagram

13.4 REGISTER

13.4.1 Base Address List

Base Address	DESCRIPTION
0x40000000	TIMER0 Base address
0x40001000	TIMER1 Base address

Table 13.1 Base address list

13.4.2 Register List

offset	Name	DESCRIPTION
0x000	TMRx_CTRL	Timer x Control Register
0x004	TMRx_VALUE	Timer x Current Value Register
0x008	TMRx_RELOAD	Timer x Reload Register
0x00C	TMRx_INT	Timer x Interrupt Status Register

Table 13.2 Register list

13.4.3 Register Description

TMRx_CTRL (Timer x Control Register)

Offset: 0x000

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--				CTRL [3:0]			
R								
Reset	0	0	0	0	0	0	0	0

CTRL[0]: Enable decrement control

[0]: Disable (Timer stop decrement)

[1]: Enable (Timer start decrement)

CTRL[1] : Select external input as enable

[0]: Disable

[1]: Enable (Timer stop when EXTIN=0)

CTRL[2] : Select external input as clock

[0]: Disable

[1]: Enable (Timer decrement when EXTIN rising edge)

CTRL[3] : Timer interrupt enable.

[0]: Disable

[1]: Enable

TMRx_VALUE (Timer x Current Value Register)

Offset: 0x004

R/W	Bit31	-----	Bit 0
W	VALUE [31:0]		
R			
Reset	0x00000000		

VALUE[31:0]: Current counter value.

TMRx_RELOAD (Timer x Reload Register)

Offset: 0x008

R/W	Bit31	-----	Bit 0
W	RELOAD [31:0]		
R			
Reset	0x00000000		

RELOAD [31:0]: Reload value. VALUE[31:0] will be wrote when write RELOAD [31:0] immediately.

TMRx_INT (Timer x Interrupt Status Register)

Offset: 0x00C

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--							INTCLEAR
R								INTSTATUS
Reset	0	0	0	0	0	0	0	0

INTCLEAR:

[0]: No effect

[1]: Clear INTSTATUS

INTSTATUS: interrupt status (TIMERINT status)

[0]: Interrupt not occur

[1]: Interrupt occur

13.5 FUNCTION DESCRIPTION

13.5.1 VALUE and RELOAD

When any value write to RELOAD[31:0], the VALUE[31:0] will be wrote to the same value immediately. When timer CTRL[0]=1, the VALUE[31:0] start count-down with MCU clock or EXTIN rising edge. When VALUE[31:0] count-down to 0, the VALUE[31:0] will be wrote with RELOAD[31:0] in next clock or rising edge. Please refer Figure 13.2.

13.5.2 Input-edge Counter

When CTRL[2]=1, Timer is in input-edge count mode. The value of Timer will count down when EXTIN rising edge. The interrupt will occur when VALUE[31:0] count down to 0 and VALUE[31:0] will set with RELOAD[31:0] in next EXTIN rising edge. Figure 13.2 and Figure 13.3 are examples for input-edge counter.




Figure 13.2 A example for input-edge count




Figure 13.3 Another example for input-edge count

Note: EXTIN must be slower than half of the MCU clock.

13.5.3 Time Capture

When CTRL[1]=1, Timer is in time-capture mode. In this mode, timer will stop count-down when EXTIN=0. User can use this mode to capture time of EXTIN high.




Figure 13.4 A example for time capture

13.5.4 Timer Interrupt

When VALUE[31:0] count-down to 0, the INTSTATUS will set to 1. The interrupt will occur if CTRL[3]=1. User need write INTCLEAR=1 to clear INTSTATUS. Please refer Figure 13.2.

The NVIC IRQn of TIMER0 and TIMER1 is 8 and 9. Please refer Table 11.2 Interrupt Map Vector Table

14. Dual Timer

Dual Timer is two programmable 32-bit down-counters with MCU clock. Interrupt will generate when any dual timer count-down to 0.

14.1 FEATURE

- Three clock pre-scale: 1, 16, 256
- Two counter sizes: 16-bits and 32-bits
- Three modes: free-running, one-shot and periodic
- One interrupt for two dual timers.
- Background Load

14.2 BLOCK DIAGRAM




Figure 14.1 Dual Timer block diagram

14.3 REGISTER

14.3.1 Base Address List

Base Address	DESCRIPTION
0x40002000	Dual Timer 1 Base address
0x40002020	Dual Timer 2 Base address

Table 14.1 Base address list

14.3.2 Register List

Offset	Name	DESCRIPTION
0x00	DUALTMRx_LOAD	Dual Timer x Load register
0x04	DUALTMRx_VALUE	Dual Timer x current Value register
0x08	DUALTMRx_CTRL	Dual Timer x Control register
0x0C	DUALTMRx_INTCLR	Dual Timer x Interrupt Clear register
0x10	DUALTMRx_RIS	Dual Timer x Raw Interrupt register
0x14	DUALTMRx_MIS	Dual Timer x Mask Interrupt register
0x18	DUALTMRx_BGLOAD	Dual Timer x Back Ground Load register

Table 14.2 Register list

14.3.3 Register Description

DUALTMRx_LOAD (Dual Timer x Load Register)

Offset: 0x00

R/W	Bit31	-----	Bit 0
W	LOAD[31:0]		
R			
Reset	0x00000000		

LOAD[31:0]: Dual timer x Load value. Write LOAD[31:0] will reset the VALUE[31:0] immediately.

DUALTMRx_VALUE (Dual Timer x current Value Register)

Offset: 0x04

R/W	Bit31	-----	Bit 0
W	VALUE[31:0]		
R			
Reset	0x00000000		

VALUE[31:0]: Dual timer x current count value.

DUALTMRx_CTRL (Dual Timer x Control Register)

Offset: 0x08

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	EN	MD	INTEN	--	PRE[1:0]		SLT	OS
R								
Reset	0	0	1	0	0	0	0	0

EN: Dual timer x Enable

[0]: Disable

[1]: Enable (Dual timer start count down)

MD: Dual timer Mode

[0]: Free-running mode

[1]: Periodic mode

INTEN: Dual timer interrupt enable.

[0]: Dual Timer interrupt disable.

[1]: Dual Timer interrupt enable.

PRE[1:0]: Dual timer prescale.

[00]: Clock is divided by 1.

[01]: Clock is divided by 16

[10]: Clock is divided by 256

[11]: Undefined

SLT: Dual timer size selects 16-bit or 32-bit counter operation

[0]: 16-bit counter

[1]: 32-bit counter

OS: Dual timer one-shot count selects

[0]: Wrapping

[1]: One-shot

DUALTMRx_INTCLR (Dual Timer x Interrupt Clear Register)

Offset: 0x0C

R/W	Bit31	-----	Bit 0
W	INTCLR		
R			
Reset	0x00000000		

INTCLR: Timer interrupt clear. Write any value to this register to clean RIS and MIS.

DUALTMRx_RIS (Dual Timer x RIS Register)

Offset: 0x10

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--							--
R								RIS
Reset	0	0	0	0	0	0	0	0

RIS: Dual timer Raw interrupt status.

[0]: VALUE[31:0] not counts down to 0.

[1]: VALUE[31:0] had counted down to 0.

DUALTMRx_MIS (Dual Timer x MIS Register)

Offset: 0x14

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--							--
R								MIS
Reset	0	0	0	0	0	0	0	0

MIS: Dual timer interrupt enabled status from the counter.

[0]: INTEN=0 or RIS=0. Dual Timer interrupt not occur.

[1]: INTEN=1 and RIS=1. Dual Timer interrupt occur.

DUALTMRx_BGLOAD (Dual Timer x Background Load Register)

Offset: 0x18

R/W	Bit31	-----	Bit 0
W	BGLOAD[31:0]		
R			
Reset	0x00000000		

BGLOAD[31:0]: Dual timer Background Load. Write BGLOAD[31:0] will set LOAD[31:0] to BGLOAD[31:0] immediately but not effect to VALUE[31:0].

14.4 FUNCTION DESCRIPTION

14.4.1 Operation Mode

The BIT0 of DUALTMRx_CTRL is OS and the BIT6 of DUALTMR_CTRL is MD. These control bits can set dual timer to three operation mode:

OS	MD	Operation	VALUE reload when counts down to 0
0	0	Free-running	0xFFFF or 0xFFFFFFFF
0	1	Period	LOAD
1	X	One-Shot	Dual Timer Halted. Write LOAD to re-start dual timer.

Table 14.3 Dual Timer operation modes

14.4.2 LOAD and BGLOAD

Dual timer has two reload register: LOAD[31:0] and BGLOAD[31:0]. VALUE[31:0] will be set to LOAD[31:0] when any value write to LOAD[31:0] immediately. LOAD[31:0] will be set to BGLOAD[31:0] when any value write to BGLOAD[31:0] and the same time, VALUE[31:0] will not any effector. Figure 14.2 is an example for write LOAD[31:0] and write BGLOAD[31:0].

Write LOAD[31:0] can modify period and current counting immediately. Write BGLOAD[31:0] can modify period at next time count-down to 0 but does not affect the current counting.




Figure 14.2 An example for write LOAD and BGLOAD

14.4.3 Interrupt

Dual timer 1 and Dual timer 2 have the same interrupt handler. Users can check MIS to distinguish interrupt source. The NVIC IRQn of Dual Timer is 10. Please refer Table 11.2 Interrupt Map Vector Table.

Interrupt will occurred when VALUE[31:0] count-down to 0 and INTEN=1.




Figure 14.3 Dual Timer interrupt

There is a sample code for Dual timer handle show as below:

```
void DUALTIMER_Handler(void)
{
    if(DUALTIMER1->MIS & DUALTIMER_MASKINTSTAT_Msk)
    {
        DualTimer_ClearIRQ(DUALTIMER1);
        /* User code */
    }

    if(DUALTIMER2->MIS & DUALTIMER_MASKINTSTAT_Msk)
    {
        DualTimer_ClearIRQ(DUALTIMER2);
        /* User code */
    }
}
```

15. Watchdog Timer

A8137M0 has a special timer, called Watchdog Timer. It is a useful programmable clock counter that serves as a time-base generator, an event timer or system supervisor. User can use be a very long timer with disabled reset function.

15.1 FEATURE

- The 32-bit free-running down-counter
- Lock register to prevent accidental write access
- Interrupt and Reset generation

15.2 BLOCK DIAGRAM




Figure 15.1 Watchdog block diagram

15.3 REGISTER

15.3.1 Register List

Address	Name	DESCRIPTION
0x40008000	WDOGLOAD	Watchdog Load Register
0x40008004	WDOGVAlUE	Watchdog Value Register
0x40008008	WDOGCTRL	Watchdog Control Register
0x4000800C	WDOGINTCCLR	Watchdog Interrupt Clean Register
0x40008010	WDOGRIS	Watchdog Raw Interrupt Status Register
0x40008014	WDOGMIS	Watchdog Enabled Interrupt Status Register
0x40008C00	WDOGLOCK	Watchdog Lock Register

Table 15.1 Watchdog register list

15.3.2 Register Description

WDOGLOAD (Watchdog Load Register)

Address: 0x40008000

R/W	Bit 31	-----	Bit 0
W		LOAD[31:0]	
R			
Reset		0xFFFFFFFF	

LOAD [31:0]: The minimum valid value for WDOGLOAD is 1.

WDOGVAlUE (Watchdog Value Register)

Address: 0x40008004

R/W	Bit 31	-----	Bit 0
W	VALUE[31:0]		
R	VALUE[31:0]		
Reset	0xFFFFFFFF		

VALUE[31:0]: Current count value

WDOGCTRL (Watchdog CTRL Register)

Address: 0x40008008

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--						RESTEN	INTEN
R	--						RESTEN	INTEN
Reset	0	0	0	0	0	0	0	0

RESTEN: Enable watchdog reset.

[0]: Watchdog reset disable

[1]: Watchdog reset enable

INTEN: Watchdog counter and interrupt enable.

[0]: Disable counter and interrupt

[1]: Enable counter and interrupt

WDOGINTCLR (Watchdog Interrupt Clean Register)

Address: 0x4000800C

R/W	Bit 32	-----	Bit 0
W	INTCLR		
R	INTCLR		
Reset	0x00000000		

INTCLR: A write of any value to clear the watchdog interrupt, and reloads the counter from the value in LOAD.

WDOGRIS (Watchdog RAWINTSTAT Register)

Address: 0x40008010

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--							--
R	--							RAWINTSTAT
Reset	0	0	0	0	0	0	0	0

RAWINTSTAT: Raw Watchdog Interrupt Raw interrupt status from the counter.

WDOGMIS (Watchdog MASKINTSTAT Register)

Address: 0x40008014

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--							--
R	--							MASKINTSTAT
Reset	0	0	0	0	0	0	0	0

MASKINTSTAT: Watchdog Interrupt Enabled interrupt status from the counter.

WDOGLOCK (Watchdog LOCK Register)

Address: 0x40008C00

R/W	Bit31	-----	Bit 0
W	LOCK[31:0]		
R	LOCK[31:0]		
Reset	0x0000 0000		

LOCK: Enable register writes Enable write access to all other registers by writing 0x1ACCE551. Disable write access by writing any other value.

LOCK[0]: Register write enable status

[0]: Write access to all other registers is enabled. (Default)

[1]: Write access to all other registers is disabled.

15.4 FUNCTION DESCRIPTION

15.4.1 Watchdog Interrupt

The interrupt of Watchdog is NMI (Non Maskable Interrupt). It's always working. Please refer Table 11.1 Exception Types.

Watchdog uses two control bit INTEN and RESTEN. When INTEN=1, the watchdog counter start count-down and interrupt enable. When INTEN=0, the watchdog counter stop count-down and interrupt disable.

RAWINTSTAT=1 when VALUE[31:0] count-down to 0.

MASKINTSTAT=1 when VALUE[31:0] count-down to 0 and RESTEN=1.

15.4.2 Watchdog Reset

Watchdog reset will occurred when VALUE[31:0] count-down to 0 and MASKINTSTAT=1.




Figure 15.2 A example of watchdog reset

15.5 PROCEDURE

15.5.1 Watchdog Enable

1. Unlock watchdog access, Write 0x1ACCE551 to watchdog lock register
2. Set watchdog load value
3. Enable INTEN=1.
4. Lock watchdog access, Write 0 to watchdog lock register
5. Waiting for watchdog interrupt to occur.
6. Unlock watchdog access, Write 0x1ACCE551 to watchdog lock register.
7. Write 0 to the Watchdog INTCLR register clears the watchdog interrupt, and reloads the counter from the value in watchdog LOAD value.
8. Lock watchdog access, Write 0 to watchdog lock register
9. Repeat step 5~8

15.5.2 Watchdog Reset Enable

1. Unlock watchdog access, Write 0x1ACCE551 to watchdog lock register
2. Set watchdog load value
3. Enable INTEN=1 and RESTEN=1.
4. Lock watchdog access, Write 0 to watchdog lock register
5. Waiting for watchdog interrupt to occur.
6. Unlock watchdog access, Write 0x1ACCE551 to watchdog lock register.
7. Write 0 to the Watchdog INTCLR register clears the watchdog interrupt, and reloads the counter from the value in watchdog LOAD value.
8. Lock watchdog access, Write 0 to watchdog lock register
9. Repeat step 5~8

Watchdog timer that automatically generates a system reset if the main program neglects to periodically service it.

16.PWM

PWM (Pulse Width Modulation) is the method to control analog circuits with a processor's digital outputs. It generates variable pulse frequency and the duty cycle of the signal with digital means. Using PWM function, it can be used for a wide variety of control applications.

16.1 FEATURES

- 8 channels PWM output
- Programmable PWM frequency (1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of MCU clock and that of RTC clock)
- Programmable PWM duty cycle

16.2 PINS DESCRIPTION

PIN	GPIO	TYPE	DESCRIPTION
PWM0	P0_20	OUTPUT	PWM channels 0
PWM1	P0_21	OUTPUT	PWM channels 1
PWM2	P0_10	OUTPUT	PWM channels 2
PWM3	P0_11	OUTPUT	PWM channels 3
PWM4	P0_12	OUTPUT	PWM channels 4
PWM5	P0_13	OUTPUT	PWM channels 5
PWM6	P0_14	OUTPUT	PWM channels 6
PWM7	P0_15	OUTPUT	PWM channels 7

Table 16.1 PWM pins description

16.3 BLOCK DIAGRAM




Figure 16.1 PWMx Block Diagram

16.4 REGISTER

16.4.1 Register list

Base Address	DESCRIPTION
0x50004000	PWM0 Base address
0x50004100	PWM1 Base address
0x50004200	PWM2 Base address
0x50004300	PWM3 Base address

Table 16.2 Base address of each PWM

offset	Name	DESCRIPTION
0x000	PWMxCR	PWMx Control Register
0x004	PWMxDCR	PWMx Duty Control Register

Table 16.3 PWM Register List

16.4.2 Register Description

PWMxCR (PWMx Control Register)

Offset: 0x000

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWMxEN	--			PWMxRTC	PWMxCLK[2:0]		
R								
Reset	0	0	0	0	0	0	0	0

PWMxEN: PWM Channel x Enable,

[0]: Disable.

[1]: Enable.

PWxRTC: PWM Channel x Clock Source select,

[0]: MCU Clock.

[1]: RTC clock.

PWxCLK[2:0]: PWM Channel x Clock select

[000]: PWM Clock / 2

[001]: PWM Clock / 4

[010]: PWM Clock / 8

[011]: PWM Clock / 16

[100]: PWM Clock / 32

[101]: PWM Clock / 64

[110]: Not allowed to use.

[111]: Not allowed to use.

PWMxDCR (PWMx Duty Control Register)

Offset: 0x004

R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	PWMxH [7:0]							
R								
Reset	0	0	0	0	0	0	0	0
R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	PWMxL [7:0]							
R								
Reset	0	0	0	0	0	0	0	0

PWMxH[7:0]: PWMx output HIGH register

PWMxL[7:0]: PWMx frequency setting register

16.5 FUNCTION DESCRIPTION

A8137M0 has four channels PWM output. Each channel PWM has an 8-bit counter with comparator, a control register (PWMxCR) and two setting registers (PWMxH and PWMxL). User can select clock source by setting PWMxCR. It divide MCU clock and RTC clock to 2,4,8,16,32,64 by setting PWMxCLK. Enable PWM output and function by setting PWMxEN = 1; otherwise disable PWM output and function by setting PWMxEN = 0. When user sets PWMxEN=1, it outputs LOW single and loads the PWMxL to itself. When the up counter is enabled and matches the content of PWMxH, its output is asserted HIGH; when the counter is overflow, its output is asserted LOW and reload PWMxL to itself. The pulse frequency and the duty cycle for 8-bit PWM is given by the below equations

$$\text{Pulse frequency} = \text{Clock Source} / 2^{(\text{PWMxCLK}+1)} / (256-\text{PWMxL})$$

$$\text{Duty cycle} = (\text{PWMxH} - \text{PWMxL}) / (256 - \text{PWMxL})$$

Noted: PWMxH must be larger than PWMxL. Otherwise, PWM output is always HIGH.
List some example setting in Table 16.4 Some example setting:

MCU Clock = 16MHz RTC Clock = 32.768KHz				
Offset 0x000	Offset 0x004	Clock Source	PWM Frequency	Duty Cycle
0x80	0xFFFFE	16MHz	4MHz	50%
0x80	0xFFFFD	16MHz	2.667KHz	33.3%
0x85	0xFFFFE	16MHz	125KHz	50%
0x80	0x8000	16MHz	31.25KHz	50%
0x88	0x8000	32.768KHz	64Hz	50%
0x88	0xFFFFD	32.768KHz	5.461KHz	33.3%
0x8D	0xFFFFE	32.768KHz	256Hz	50%

Table 16.4 Some example setting

16.6 PROCEDURE

Below is the procedure to set PWM0 output (ex. PWM Frequency 4MHz, Duty Cycle 50%)

- Step1: Set A8137M0 in STBY, PLL, TX or RX MODE.
- Step2: Set Port 0 Output Enable Set Register (0x40010010), P0_20=1.
- Step3: Set Port 0 ALTFUNCSET Register (0x40010018), P0_20=1.
- Step4: Set PWM0CR (0x50004000), PWM0CLK[2:0]=0, and PWM0RTC=0.
- Step5: Set PWM0DCR (0x50004004), PWM0L [7:0]=254, and PWM0H [7:0]=255.
- Step6: Set PWM0CR (0x50004000), PWM0EN=1

PWM0(P0_20) generates 4MHz Pulse frequency and 50% duty cycle of the signal.





Figure 16.2 An example for PWM

17. UART

The UART implements a universal asynchronous receiver/transmitter function. It supports flexible baudrate generation. It's a simple design that only supports 8-bit communication without parity, and is fixed at one stop bit per configuration (N-8-1).



START: Start bit, always low

D0~D7: Data bit

STOP: Stop bit, always high

Figure 17.1 UART transmission format.

17.1 FEATURE

- Tree UARTs (RX/TX)
- Support format: 8 bit data, 1 start, 1 stop bit and no parities (N-8-1).
- Baud rate derived from system clock.

17.2 PINS DESCRIPTION

PIN	GPIO	TYPE	DESCRIPTION
UART0_RX	P0_16	INPUT	UART0 Receiver Input pin
UART0_TX	P0_17	OUTPUT	UART0 Transmitter Output pin
UART1_RX	P0_18	INPUT	UART1 Receiver Input pin
UART1_TX	P0_19	OUTPUT	UART1 Transmitter Output pin
UART2_RX	P0_20	INPUT	UART2 Receiver Input pin
UART2_TX	P0_21	OUTPUT	UART2 Transmitter Output pin

17.3 BLOCK DIAGRAM




Figure 17.2 UART block diagram

17.4 REGISTER

17.4.1 Base Address List

Base Address	DESCRIPTION
0x40004000	UART0 Base Address
0x40005000	UART1 Base Address
0x40006000	UART2 Base Address

Table 17.1 Base address list

17.4.2 Register List

Offset	Name	DESCRIPTION
0x000	UART_DATA	UART Data Register
0x004	UART_STATE	UART Status Register
0x008	UART_CTRL	UART Control Register
0x00C	UART_INT	UART interrupt state and clear Register
0x010	UART_BAUDDIV	UART Baud rate divider register

Table 17.2 Register list

17.4.3 Register Description

UART_DATA (UART Data Register)

Offset: 0x000

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	DATA[7:0]							
R								
Reset	--	--	--	--	--	--	--	--

DATA[7:0]: UART Data. Write data to TX Buffer or read data from RX Buffer.

UART_STATE (UART Status Register)

Offset: 0x004

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--				STATE[3]	STATE[2]	--	--
R							STATE[1]	STATE[0]
Reset	0	0	0	0	0	0	0	0

STATE[3]: RX buffer overrun.

[0]: RX Buffer does not overrun.

[1]: RX Buffer has overrun. Write 1 to clean this bit.

STATE[2]: TX buffer overrun.

[0]: TX Buffer does not overrun.

[1]: TX Buffer has overrun. Write 1 to clean this bit.

STATE[1]: RX buffer full.

[0]: RX buffer not full.

[1]: RX buffer full.

STATE[0]: TX buffer full.

[0]: TX buffer not full.

[1]: TX buffer full.

UART_CTRL (UART Control Register)

Offset: 0x008

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--		CTRL[5]	CTRL[4]	CTRL[3]	CTRL[2]	CTRL[1]	CTRL[0]
R								
Reset	0	0	0	0	0	0	0	0

CTRL[5] : RX overrun interrupt enable.
[0]: Disable UART RX overrun interrupt.
[1]: Enable UART RX overrun interrupt.

CTRL[4] : TX overrun interrupt enable.
[0]: Disable UART TX overrun interrupt.
[1]: Enable UART TX overrun interrupt.

CTRL[3] : RX interrupt enable.
[0]: Disable UART RX interrupt.
[1]: Enable UART RX interrupt.

CTRL[2] : TX interrupt enable.
[0]: Disable UART TX interrupt.
[1]: Enable UART TX interrupt.

CTRL[1] : RX enable.
[0]: Disable UART RX.
[1]: Enable UART RX.

CTRL[0] : TX enable.
[0]: Disable UART TX.
[1]: Enable UART TX.

UART_INT (UART Interrupt Register)

Offset: 0x00C

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--				INT[3]	INT[2]	INT[1]	INT[0]
R	--				INT[3]	INT[2]	INT[1]	INT[0]
Reset	0	0	0	0	0	0	0	0

INT[3] : RX overrun interrupt.
[0]: RX overrun interrupt does not occur.
[1]: RX overrun interrupt has occurred. Write 1 to clear this bit.

INT[2] : TX overrun interrupt.
[0]: TX overrun interrupt does not occur.
[1]: TX overrun interrupt has occurred. Write 1 to clear this bit.

INT[1] : RX interrupt.
[0]: RX interrupt does not occur.
[1]: RX interrupt has occurred. Write 1 to clear this bit.

INT[0] : TX interrupt.
[0]: TX interrupt does not occur.
[1]: TX interrupt has occurred. Write 1 to clear this bit.

UART_BAUDDIV (UART Baud rate Divider Register)

Offset: 0x010

R/W	Bit 31	-----	Bit 20	Bit 19	-----	Bit 0
W	--			BAUDDIV[19:0]		
R	--			BAUDDIV[19:0]		
Reset	0x000			0x00000		

BAUDDIV[19:0] : Baud rate divider. The minimum number is 16.

17.5 FUNCTION DESCRIPTION

17.5.1 I/O pin setting

To communicate with an external serial interface, the internal UARTx has two external pins known as UARTx_TX and UARTx_RX. The UARTx_TX and UARTx_RX pins are the UARTx transmitter and receiver pins respectively. The UARTx_TX and

UARTx_RX pin function should first be selected by the corresponding pin-shared function selection register (ALTFUNCSET Register) before the UARTx function is used. If set, will automatically setup the UARTx_TX and UARTx_RX pins to their respective TX output and RX input conditions.

17.5.2 UART Baud Rate

The baud rate is depended on MCU clock frequency (F_{mcu}), the equation is

$$\text{Baud Rate} = F_{mcu} / \text{BAUDDIV}[19:0]$$


Usually, we choice the baud rate to find the BAUDDIV[19:0]. The equation is

$$\text{BAUDDIV}[19:0] = F_{mcu} / (\text{Baud rate})$$

For example, if the system clock frequency is 16MHz and the required baud rate is 9600bps, then the BAUDDIV[19:0] = $16,000,000/9,600 = 1666$ or 1667. And the actual baud rate is $16,000,000/1666 = 9603.84\text{bps}$ (+0.04% with 9600bps) or 9598.08bps (-0.02% with 9600bps).

17.5.3 UART TX state and interrupt

The data of TX Buffer will send to TX Shift Register automatic if TX Shift Register empty. There has 1 data in TX Shift Register to transmit when STATE[0]=0. The STATE[2]=1 when user write data to TX Buffer and STATE[0]=1. INT[0]=1 when TX Shift Register transmit complete.



The data of TX Buffer send to TX Shift Register automatic. STATE[0]=0


TX Shift Register not empty, data hold on TX Buffer. STATE[0]=1

Data can't write to TX Buffer (TX Buffer Full). STATE[2]=1

Figure 17.3 A example for UART TX write 3 bytes data

17.5.4 UART RX state and interrupt

When data send to UARTx_RX, data will store in RX Shift Register. This data will send to RX Buffer automatic when RX Shift Register has received one data. And RX interrupt will occur. User need read data form RX Buffer when STATE[1]=1. If RX Shift Register has received one data and STATE[1]=1 then STATE[3]=1 and data will not send to RX Buffer.




17.6 PROCEDURE

UARTx TX :

1. Set wanted UART I/O port
2. Set Baud Rate.
3. Enable UART TX and enable TX interrupt..
4. Fill in data to UART DATA Register to transmit data
5. Waiting for TX interrupt to occur and interrupt clear.
6. Repeat step 4~5

UARTx RX :

1. Set wanted UART I/O port
2. Set Baud Rate.
3. Enable UART RX and enable RX interrupt..
4. Waiting for RX interrupt to occur and interrupt clear
5. Read out data from UART DATA Register
6. Repeat step 4~5



18.1 FEATURE

- ## 18.2 PINS DESCRIPTION

PIN	GPI0	TYPE	DESCRIPTION
I ² C_SCL	P0_04	INPUT / OUTPUT	I ² C clock input/output
I ² C_SDA	P0_05	INPUT / OUTPUT	I ² C data input/output

18.3 BLOCK DIAGRAM



18.4 REGISTER

18.4.1 Register List

Address	Name	DESCRIPTION
0x50003000	I ² CMSA	I ² C Master Slave address
0x50003004	I ² CMCR / I ² CMSR	I ² C Master Control Register / I ² C Master Slave Register
0x50003008	I ² CMBUF	I ² C Master transmitted data Buffer
0x5000300C	I ² CMTP	I ² C Master Timer Period
0x50003010	SCL_LP	I ² C_SCL Low Period
0x50003014	SCL_HP	I ² C_SCL High Period
0x50003018	SDA_SETUP	I ² C_DAT Setup Period
0x5000301C	I ² CMINT	I ² C Master Interrupt
0x50003804	I ² CSOA	I ² C Slave Own Address
0x50003808	I ² CSCR / I ² CSSR	I ² C Slave Control Register / I ² C Slave Status Register
0x5000380C	I ² CSBUF	I ² C Slave Transmitted data Buffer
0x50003810	I ² CSOAUP	I ² C Slave Own Address UP
0x50003814	I ² CSINT	I ² C Slave Interrupt register

Table 18.2 I2C interface Register List

18.4.2 I²C Master Register Description

I²CMSA (I²C Master Slave address)

Address: 0x50003000

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	SA[6:0]							RS
R								
Reset	0	0	0	0	0	0	0	0

SA[6:0]: Slave Address.

RS: Receive or Send in START condition. This bit work with START, RUN or HS, RUN.

[0]: Transmitter

[1]: Receiver

I²CMCR (I²C Master Control Register)

Address: 0x50003004

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	RSTB	SLRST	--	HS	ACK	STOP	START	RUN
R	--	--	--	--	--	--	--	--
Reset	0	0	0	0	0	0	0	0

RSTB: Reset Bit for I²C Master.

[0]: No effect.

[1]: Reset I²C controller.

SLRST: Slave Reset.

[0]: No effect.

[1]: Reset slaves connected to I²C bus by generating 9 I²C_SCK clocks followed by STOP. This bit need with RUN to work.

HS: Transmission speed switch to High-speed.

[0]: No effect.

[1]: Send START follow by Slave Address and Switching to High-speed.

ACK: Master in Receive mode need set this bit. This bit must work with RUN bit.

[0]: Read data follow by NAK.

[1]: Read data follow by ACK.

STOP: Send STOP and return to Idle mode, and transmission speed switch to Standard.

[0]: No effect.
[1]: Send STOP.

START: Send START follow by Slave Address and SEND or RECEIVE. This bit need with RUN and RS to work.

[0]: No effect.
[1]: Send START follow by Slave Address and SEND or RECEIVE.

RUN: This bit work with START, STOP, ACK and HS.

[0]: No effect.
[1]: Run a transmission.

I²CMSR (I²C Master Slave Register)

Address: 0x50003004

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--	--	--	--	--	--	--	--
R	--	BUS_BUSY	IDLE	ARB_LOST	DATA_ACK	--	ERROR	BUSY
Reset	0	0	1	0	0	0	0	0

BUS_BUSY: This bit is set by START conditions and reset by STOP conditions.

[0]: Bus not busy.
[1]: Bus is busy.

IDLE: I²C Bus controller is in the idle state.

[0]: I²C Bus controller is not in idle state.
[1]: I²C Bus controller is in idle state.

ARB_LOST: Due the last operation I²C Bus controller lost the arbitration.

[0]: not arbitration lost.
[1]: has arbitration lost.

DATA_ACK: The acknowledged of DATA.

[0]: DATA with NAK.
[1]: DATA with ACK.

ERROR: Due the last operation an error occurred, that include slave address wasn't acknowledged, transmitted data wasn't acknowledged, or I²C Bus controller lost the arbitration.

[0]: Normal.
[1]: Some error occurred.

BUSY: I²C Master is receiving, or transmitting data on the bus and other bits of I²CMSR are no valid.

[0]: I²C Master controller not busy.
[1]: I²C Master controller is busy.

I²CMBUF (I²C Master transmitted data Buffer)

Address: 0x50003008

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	D[7:0]							
R								
Reset	0	0	0	0	0	0	0	0

D[7:0]: I²C Master write SEND data or read RECEIVE data.

I²CMTP (I²C Master Timer Period)

Address: 0x5000300C

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	MTP[6:0]							
R								
Reset	0	0	0	0	0	0	0	1

MTP[6:0]: I²C master timer period register. The range of MTP[6:0] is 1~63

SCL_LP (I²C_SCL Low Period)

Address: 0x50003010

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--				SCL_LP[3:0]			
R	--				SCL_LP[3:0]			
Reset	0	0	0	0	0	1	0	0

SCL_LP[3:0]: I²C master SCL low time period register. The range of SCL_LP[3:0] is 1~14

SCL_HP (I²C_SCL High Period)

Address: 0x50003014

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--				SCL_HP[3:0]			
R	--				SCL_HP[3:0]			
Reset	0	0	0	0	0	0	1	0

SCL_HP[3:0]: I²C master SCL high time period register. The range of SCL_HP[3:0] is 2~15

SDA_SETUP (I²C_DAT Setup Period)

Address: 0x50003018

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--				SDA_SETUP[3:0]			
R	--				SDA_SETUP[3:0]			
Reset	0	0	0	0	0	0	1	0

SDA_SETUP[3:0]: I²C Master SDA setup time register. The range of SDA_SETUP[3:0] is 2~15.

I²CMINT (I²C Master Interrupt)

Address: 0x5000301C

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--						I ² CMIF	I ² CMIE
R	--						I ² CMIF	I ² CMIE
Reset	0	0	0	0	0	0	0	0

I²CMIF: I²C MASTER MODULE interrupt flag

[0]: No effect.

[1]: I²C Master Interrupt occurred. Write 1 to clean this bit.

I²CMIE: I²C Master interrupt enable

[0]: Disable.

[1]: Enable.

18.4.3 I²C Slave Register Description

I²CSOA (I²C Slave Own Address)

Address: 0x50003804

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--	ADDR[6:0]						
R	--	ADDR[6:0]						
Reset	0	0	0	0	0	0	0	0

ADDR[6:0]: Slave device 7bits own address.

I²CSCR (I²C Slave Control Register)

Address: 0x50003808

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	RSTB	DA	--	--	RECFINCLR	SEDNFINCLR	--	--
R	--	--	--	--	--	--	--	--
Reset	0	0	0	0	0	0	0	0

RSTB: I²C Slave controller reset.

[0]: No effect.
[1]: Reset I²C Slave controller.

DA: I²C module Device Active.
[0]: I²C Slave device inactive.
[1]: I²C Slave device active.

RECFINCLR: RECFIN clear.
[0]: No effect.
[1]: Clear RECFIN flag.

SENDFINCLR:
[0]: No effect.
[1]: Clear SENDFIN flag.

I²CSSR (I²C Slave Status Register)

Address: 0x50003808

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--	--	--	--	--	--	--	--
R	--	DA	--	BUSACTIVE	RECFIN	SENDFIN	TREQ	RREQ
Reset	0	0	0	0	0	0	0	0

DA: I²C slave Device Active.
[0]: I²C slave device inactive.
[1]: I²C slave device active.

BUSACTIVE: BUS ACTIVE
[0]: Bus no any transmission.
[1]: Bus has any transmission.

RECFIN: Receive Finish.
[0]: No effect.
[1]: I²C Slave device receive finish. User need write 1 to RECFINCLR to clear this bit.

SENDFIN: Send Finish.
[0]: No effect.
[1]: I²C Slave device send finish. User need write 1 to SENDFINCLR to clear this bit.

TREQ: Transmit Request.
[0]: No transmit request.
[1]: I²C Slave device is addressed as transmitter and requires data from host. User need write data to I2CBUF to clear this bit.

RREQ: Receive Request
[0]: No receive request.
[1]: Receive request occurred. User need read data from I2CSBUF to clear this bit.

I²CSBUF (I²C Slave Transmitted data Buffer)

Address: 0x5000380C

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	D[7:0]							
R	D[7:0]							
Reset	0	0	0	0	0	0	0	0

D[7:0]: I²C Slave read data from D[7:0] when RREQ occurred, and write data to D[7:0] when TREQ occurred.

I²CSOAUP (I²C Salve Own Address UP)

Address: 0x50003810

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W					TEN_ADDR_EN	ADDR[9:7]		
R	--							
Reset	0	0	0	0	0	0	0	0

TEN_ADDR_EN: Ten bits address enable.

[0]: I²C Slave device using 7bits address.

[1]: I²C Slave device using 10bits address.

ADDR[9:7]: The higher 3 bits for I²C Slave device 10bits own address.

I²CSINT (I²C Slave Interrupt register)

Address: 0x50003814

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W							I ² CSIF	I ² CSIE
R	--							
Reset	0	0	0	0	0	0	0	0

I²CSIF: I²C Slave device interrupt flag.

[0]: No effect.

[1]: I²C Slave device interrupt occurred. Write 1 to clear this bit.

I²CSIE: I²C Slave device interrupt enable.

[0]: Disable.

[1]: Enable.

18.5 FUNCTION DESCRIPTION

18.5.1 I²C Transmission Format

I²C transmission uses 2 signals: I²C_SCL and I²C_SDA. The transmission format consists of START, STOP, DATA and Acknowledge. These 2 signals are the open-drain signal, therefore, they need to use resistor to pull high. The resistor value is determined by transmission speed and circuit design. In general, 4.7Kohm can be used when transmission speed is 400Kbps.

When I²C_SCL is high, I²C_SDA is changed from high to low, it is called START.

When I²C_SCL is high, I²C_SDA is changed from low to high, it is called STOP.




Figure 18.2 START condition and STOP condition

DATA is fixed to 8 bits. When data is sent, I²C_SDA can be changed state only I²C_SCL is low. After each 8 bits DATA is sent, 1 bit Acknowledge should be followed. It is called ACK when Acknowledge=0. It is called NAK when Acknowledge=1:




Figure 18.3 Data Validity

I²C Bus must be checked and it is idle before sending. When I²C bus is idle, START can be sent by I²C Master. I²C bus will be occupied after sending START and the other I²C host will be not transmitted. I²C Bus will be released and changed to idle until STOP is sent. The simplest data and successful data of an I²C transmission will contain START, SA [7: 0], RS, Acknowledge (0), DATA [7: 0], Acknowledge, STOP at least. Please refer following figure:




Figure 18.4 A simple I2C Transmission

For easy to describe, these symbols will be used later.

- | |
|---|
| S |
|---|

 represents START.
- | |
|----|
| Sr |
|----|

 represents Repeat START.
- | |
|---|
| a |
|---|

 represents Acknowledge to send by device.
- | |
|---|
| A |
|---|

 represents Acknowledge to send by I²C Master.
- | |
|---|
| P |
|---|

 represents STOP.

After sending START, then slave address and RS will be transmitted. If address of I²C Bus matched with device, I²C_SDA will be pulled low and generated ACK by device, transmission will be continued.

S	7 bits Slave Address	RS	0
---	----------------------	----	---

If I²C bus does not match with device, I²C_SDA keeps high and generated NAK. STOP will be transmitted by I²C Master and transmission will be ended.

S	7 bits Slave Address	RS	1	P
---	----------------------	----	---	---

It represents I²C Master to send data to device when RS is 0.

S	7 bits Slave Address	0	0	8 bits data SEND	a
---	----------------------	---	---	------------------	---

ACK will be returned when Device received data normally. STOP will be sent by I²C Master to release I²C Bus when transmission was ended.

8 bits data SEND	0	---	8 bits data SEND	0	P
------------------	---	-----	------------------	---	---

NAK will be returned when Device cannot receive data or error happened. In general, STOP will be sent by I²C Master to release I²C Bus.

8 bits data SEND	1	P
------------------	---	---

It represents device sends data to I²C Master when RS is 1.

S	7 bits Slave Address	1	0	8 bits data RECEIVE	A
---	----------------------	---	---	---------------------	---

In general, ACK will be set when I²C Master keeps receiving data. NAK will be set and STOP will be sent for transmission ending when I²C Master does not receive data.

8 bits data RECEIVE	0	---	8 bits data RECEIVE	1	P
---------------------	---	-----	---------------------	---	---

During transmission, if the I²C Master wants to change the transmission direction or with other Device to communicate, and does not want to release I²C BUS. START is sent again when STOP does not send. The START is called Repeat START. Transmission will be continued after Repeat START.

To use Repeat START read data from Device after I²C Master sending data.

---	8 bits data SEND	a	Sr	7 bits Slave Address	1	a	8 bits data RECEIVE	A	---
-----	------------------	---	----	----------------------	---	---	---------------------	---	-----

To use Repeat START send data to Device after I²C Master reading data.

---	8 bits data RECEIVE	0	Sr	7 bits Slave Address	0	a	8 bits data SEND	a	---
-----	---------------------	---	----	----------------------	---	---	------------------	---	-----

Via combine these formats, I²C transmission can be completed.

18.5.2 I²C Transmission Speed

A lot of transmission speed is defined by I²C protocol, including

- Standard Mode (<= 100K bps)
- Fast Mode (<= 400 Kbps)
- Fast Mode Plus (<= 1M bps)
- High Speed Mode (<= 3.4 Mbps)

Standard mode, fast mode and fast mode plus do not require extra control. The high speed mode requires a specific Master Code to control

Normal Speed


In Normal Speed, I²C Master supports these transmission speed : Standard Mode (<= 100K bps), Fast Mode (<= 400 Kbps) and Faster Mode Plus (<= 1M bps) of I²C. MTP[6:0] (0x5000300C), SCL_LP[3:0] (0x50003010) and SCL_HP[3:0] (0x50003014) can be combined transmission speed wanted by user. The formula is as follows:

$$\text{SCL_PERIOD} = 2 \times (1 + \text{MTP}[6:0]) \times (\text{SCL_LP}[3:0] + \text{SCL_HP}[3:0]) \times \text{CLK_PRD}$$

$$\text{SCL_FREQUENCY} = 1 / \text{SCL_PERIOD}$$

For example, if CLK_FRQ = 16MHz, CLK_PRD = 62.5ns. MTP[6:0] = 3, SCL_LP[3:0] = 6, SCL_HP[3:0] = 4.
Then SCL_PERIOD = 2 x (1 + 3) x (6 + 4) x 62.5ns = 5000ns = 5us
And SCL_FREQUENY = 1 / 5us = 200 KHz

SCL_LP [3:0] is used to determine the duration of I²C_SCL at low.
SCL_HP[3:0] is used to determine the duration of I²C_SCL at high.
SDA_SETUP [3: 0] is used to determine the time point of I²C_SDA conversion.



NOTE: SCL_LP > SDA_SETUP

Figure 18.5 SCL_LP, SCL_HP and SDA_SETUP

High Speed

When Device supports High Speed Mode, Master Code (0x00001XXX) can be sent after START, followed a forced NAK Acknowledge. And then, Speed will be changed to High Speed. High Speed will be back to Normal Speed until transmission end.




Figure 18.6 Switching High Speed Mode

Please be noted, the Master Code is provided by the Device that supports High Speed Mode.

In I²C Master, bit HS controls whether to enter the High Speed Mode or not. Transmission speed of High Speed Mode is fixed as follows:

$$\text{SCL_PERIOD} = 12 \times \text{CLK_PRD}$$

$$\text{SCL_FREQUENCY} = \text{MCU Clock} / 12$$

18.5.3 I²C Master

I²C Master will be switched at Idle State, Master Transmitter and Master Receiver.




Figure 18.7 State of I2C Master

I²C Master Control

I²C Master can control by the main use of I²CMSA (0x50003000) and I²CMCR (0x50003004). Bit RS is included in I²CMSA. These bits RSTB, SLRST, HS, ACK, STOP, START and RUN are included in I²CMCR. These control bits can be combined the following transmission formats:



R S	R S T B	S L R S T	H S	A C K	S T O P	S T A R T	R U N	OPERATION	Next I ² C Master State	Next Speed Mode
X	1	0	X	X	X	X	X	I ² CM module software reset	Idle	Normal
0	0	1	0	0	0	0	1	9 SCK clocks followed by STOP: I2C_SCL  I2C_SDA 	Idle	Normal
0	0	0	0	X	0	1	1	S 7 bits Slave Address 0 a 8 bits data SEND a	Transmitter	Continue
0	0	0	0	X	1	1	1	S 7 bits Slave Address 0 a 8 bits data SEND a P	Idle	Normal
1	0	0	0	0	0	1	1	Sr 7 bits Slave Address 1 a 8 bits data RECEIVE 1	Receiver	Continue
1	0	0	0	0	1	1	1	Sr 7 bits Slave Address 1 a 8 bits data RECEIVE 1 P	Idle	Normal
1	0	0	0	1	0	1	1	Sr 7 bits Slave Address 1 a 8 bits data RECEIVE 0	Receiver	Continue
0	0	0	1	0	0	0	1	S Master Code 0 a	Transmitter	High Speed

Table 18.3 Control bits combinations permitted in Idle state

R S	R S T B	S L R S T	H S	A C K	S T O P	S T A R T	R U N	OPERATION	Next I ² C Master State	Next Speed Mode
X	1	0	X	X	X	X	X	I ² CM module software reset	Idle	Normal
X	0	0	0	X	1	0	0	P	Idle	Normal
X	0	0	0	X	0	0	1	8 bits data SEND a	Transmitter	Continue
X	0	0	0	X	1	0	1	8 bits data SEND a P	Idle	Normal
0	0	0	0	X	0	1	1	Sr 7 bits Slave Address 0 a 8 bits data SEND a	Transmitter	Continue
0	0	0	0	X	1	1	1	Sr 7 bits Slave Address 0 a 8 bits data SEND a P	Idle	Normal
1	0	0	0	0	0	1	1	Sr 7 bits Slave Address 1 a 8 bits data RECEIVE 1	Receiver	Continue
1	0	0	0	0	1	1	1	Sr 7 bits Slave Address 1 a 8 bits data RECEIVE 1 P	Idle	Normal
1	0	0	0	1	0	1	1	Sr 7 bits Slave Address 1 a 8 bits data RECEIVE 0	Receiver	Continue

Table 18.4 Control bits combinations permitted in Master Transmitter

R	S	R	S	S	H	A	S	S	R	OPERATION	Next I ² C Master State	Next Speed Mode
S	T	L	S	C	T	O	P	T	U			
B	B	R	T	K	O	P	O	R	N			
X	1	0	X	X	X	X	X	X	X	I ² C module software reset	Idle	Normal
X	0	0	0	X	1	0	0	0	P		Idle	Normal
X	0	0	0	0	0	0	0	1		8 bits data RECEIVE 1	Receiver	Continue
X	0	0	0	0	1	0	1			8 bits data RECEIVE 1 P	Idle	Normal
X	0	0	0	1	0	0	1			8 bits data RECEIVE 0	Receiver	Continue
1	0	0	0	0	0	1	1	S		7 bits Slave Address 1 a 8 bits data RECEIVE 1	Receiver	Continue
1	0	0	0	0	1	1	1	S		7 bits Slave Address 1 a 8 bits data RECEIVE 1 P	Idle	Normal
1	0	0	0	1	0	1	1	S		7 bits Slave Address 1 0 8 bits data RECEIVE 0	Receiver	Continue
0	0	0	0	X	0	1	1	Sr		7 bits Slave Address 0 a 8 bits data SEND a	Transmitter	Continue
0	0	0	0	X	1	1	1	Sr		7 bits Slave Address 0 a 8 bits data SEND a P	Idle	Normal

Table 18.5 Control bits combinations permitted in Master Receiver

BUSY bit

When Control bit write to I²CMCR, the BUSY bit will not change to high immediately. There are about delay 2us.




Figure 18.8 Timing for BUSY bit

I²C Master Interrupt

To use the I²C Master interrupt, in addition to set I²CMIE = 1 in I²CMINT (0x5000301C), I²C_INT=1 should be set in NVIC. Please refer Table 11.2 Interrupt Map Vector Table

When any transmission is completed by I²C Master, I²C Master Interrupt will be generated. I²CMIF can be determined whether interrupt is generated by I²C Master.

User need write I²CMIF=1 to clean I²CMIF.




Figure 18.9 I2CMIF=1 when transmit finish

I²C Master Transmit




Figure 18.10 The flow chart of I2C Master Transmit

I²C Master Receive




Figure 18.11 The flow chart of I2C Master Receive

I²C Master Transmit with Repeat START




Figure 18.12 The flow chart of I2C Master Transmit with Repeat START

I²C Master Receive with Repeat START




Figure 18.13 The flow chart of I2C Master Receive with Repeat START

18.5.4 I²C Slave

I²C Slave will be switched at Idle State, Slave Receiver and Slave Transmitter.




Figure 18.14 State of I2C Slave

I²C Slave Control

Due to I²C Slave can only be received state passively, therefore, bits need to be controlled are less actually. I²C Slave will be ready when after set DA=1. And then, read the state of the I²CSSR to determine the action.




Figure 18.15 The flow chart of I2C Slave




Figure 18.16 Timing for RREQ, TREQ, RECFIN, SENDFIN

I²C Slave Interrupt

To use the I²C Slave interrupt, in addition to set I²CSIF=1 in I²CSINT (0x50003814), I²C_INT=1 should be set in NVIC. Please Refer Table 11.2 Interrupt Map Vector Table

When any signal of RREQ or TREQ or SENDFIN or RECFIN is generated by I²C Slave, I²C Slave interrupt will be generated. I²CSIF can be determined whether interrupt is generated by I²C Slave. After interrupt generation, I²CSIF should be written to 1 to clear I²CSIF.

18.5.5 10 Bit Address

I²C protocol uses 10 Bit Address to solve address 7 Bit Address caused by the lack of address space, and it can be compatible with the original 7 Bit Address protocol. Preamble “11110” is used to determine 10 Bit Address and 7 Bit Address by 10 Bit Address. Followed by 2 Bits Slave Address (SA [9: 8]), and then the next packet can be written to the remaining 8 Bits Slave Address (SA [7: 0]).

The following format is used to write and read 10 Bit Address Device generally:




Figure 18.17 Write data to 10 Bit Address Device




Figure 18.18 Read data from 10 Bit Address Device (It needs to use Repeat Start to direction conversion).

10 Bit Address for I²C Master

Due to 10 Bit Address is compatible with 7 Bit Address, I²C Master does not need to set specially. Only according to transmission format of the 10 Bit Address to send the corresponding data.

10 Bit Address for I²C Slave

TEN_ADDR_EN=1 of I²CSOAUP (0x5000380C), set ADDR[9:7] and ADDR[6:0]. And then, set DA=1, followed by the same as the original Slave program.

19. SPI Interface

19.1 FEATURES

- Full duplex Synchronous serial data transfer
- Configurable as a master or a slave on the interface
- Programmable clock bit rate (1/2 (master only), 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256 of MCU clock)
- Programmable data size from 4 bits to 16 bits
- Separate TXFIFO (8x16bits) and RXFIFO (8x16bits).
- Interrupts for TXFIFO and RXFIFO

19.2 PINS DESCRIPTION

PIN	GPIO	TYPE	DESCRIPTION
SPI_SCK	P0_03	INPUT / OUTPUT	SPI clock pin
SPI_MOSI	P0_02	INPUT / OUTPUT	Slave serial data input / Master serial data output
SPI_MISO	P0_01	INPUT / OUTPUT	Master serial data input / Slave serial data output
SPI_CS	P0_00	INPUT / OUTPUT	Slave select pin

Table 19.1 SPI pins description

19.3 BLOCK DIAGRAM




Figure 19.1 SPI Block Diagram

19.4 REGISTER

19.4.1 Register list

Address	Name	DESCRIPTION
0x50002000	SPCR	SPI Control Register
0x50002004	SPSR	SPI Status Register
0x50002008	SPIINT	SPI Interrupt Register
0x5000200C	SSCR	Slave Select Control Register
0x50002010	FIFOTXSTUS	SPI TX FIFO Status
0x50002014	FIFORXSTUS	SPI RX FIFO Status
0x50002018	FIFOTXBUF	SPI TX FIFO Buffer
0x5000201C	FIFORXBUF	SPI RX FIFO Buffer

Table 19.2 SPI register list

19.4.2 Register Description SPCR (SPI Control Register)

Address: 0x50002000

R/W	Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
W	--							
R								
Reset	0	0	0	0	0	0	0	0
R/W	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
W	--	RXFIFO_IL[2:0]			--	TXFIFO_IL[2:0]		
R								
Reset	0	0	1	1	0	0	0	0
R/W	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
W	SLAVE_RST	--	--	FIFOEN	BIT_LEN[3:0]			
R	--							
Reset	0	0	0	0	0	0	0	0
R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--	SPE	SPR[2]	MSTR	CPOL	CPHA	SPR[1]	SPR[0]
R								
Reset	0	0	0	0	0	1	0	0

RXFIFO_IL[2:0]: Set SPI RX FIFO interrupt level. If RXFIFO_IL[2:0] < RXFIFO_REM[2:0], generate interrupt.

TXFIFO_IL[2:0]: Set SPI TX FIFO interrupt level. If TXFIFO_IL[2:0] > TXFIFO_REM[2:0], generate interrupt

SLAVE_RST: In SPI Slave, write 1 to reset SPI TX FIFO point:

[0]: No effect

[1]: Reset SPI TX FIFO WP (only for SPI Slave)

FIFOEN: SPI FIFO mode enable

[0]: NOT SUPPORT

[1]: FIFO mode

BIT_LEN[3:0]: Set number of bits in a shift sequence:

[0~3]: 4 bits data

[4~15]: (BIT_LEN[3:0] + 1) bits data

SPE: SPI Enable

[0]: SPI disable

[1]: SPI enable

MSTR: SPI Master/ SPI Slave select

[0]: SPI Slave

[1]: SPI Master

CPOL: Clock polarity select

[0]: SPI_SCK idle low

[1]: SPI_SCK idle high

CPHA: Clock phase select

[0]: Latch data in first SPI_SCK edge change

[1]: Latch data in second SPI_SCK edge change

SPR[2:0]: SPI clock rate select bits:

SPR2	SPR1	SPR0	MCU clock divided by
0	0	0	4
0	0	1	8
0	1	0	16
0	1	1	32
1	0	0	64
1	0	1	128
1	1	0	256
1	1	1	2 (only for SPI Master)

SPSR (SPI Status Register)

Address: 0x50002004

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--		--	--				SSCEN
R	--		SS_S	--				SSCEN
Reset	0	0	0	0	0	1	0	0

SS_S: In SPI Salve, this bit connected with SPI_CS.

SSCEN: SPI_CS automatic select setting. This bit work with SS0.

SSCEN	SS0	SPI_CS
0	0	0
0	1	1
1	0	0 when transfer. 1 when idle.
1	1	1

SPIINT (SPI Interrupt Register)

Address: 0x50002008

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--		RXFIFO_INT_FLAG	TXFIFO_INT_FLAG	--		RXFIFO_INTEN	TXFIFO_INTEN
R	--		RXFIFO_INT_FLAG	TXFIFO_INT_FLAG	--		RXFIFO_INTEN	TXFIFO_INTEN
Reset	0	0	0	0	0	0	0	0

RXFIFO_INT_FLAG: RXFIFO interrupt flag

[0]: Interrupt not occurs.

[1]: Interrupt occurred, write 1 to clear.

TXFIFO_INT_FLAG: TXFIFO interrupt flag

[0]: Interrupt not occurs.

[1]: Interrupt occurred, write 1 to clear.

RXFIFO_INTEN: SPI RXFIFO interrupt enable

[0]: Disable

[1]: Enable

TXFIFO_INTEN: SPI TXFIFO interrupt enable

[0]: Disable

[1]: Enable

NOTE: User need clear RXFIFO_INT_FLAG and TXFIFO_INT_FLAG before write FIFOTXBUF when SPI interrupt occur.

SSCR (SPI Select Control Register)

Address: 0x5000200C

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--							SS0
R	--							SS0
Reset	1	1	1	1	1	1	1	1

SS0: SPI_CS automatic select setting

SSCEN	SS0	SPI_CS
0	0	0
0	1	1
1	0	0 when transfer. 1 when idle.
1	1	1

FIFOTXSTUS (FIFO TX Status)

Address: 0x5000200C

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--			--	--	--		
R	--			TX_FULL	TX_EMPTY	TXFIFO_REM[2:0]		
Reset	0	0	0	0	1	0	0	0

TX_FULL: FIFOTXBUF Full

[0]: FIFOTXBUF not full, user can write data to FIFOTXBUF.

[1]: FIFOTXBUF full, user can't write data to FIFOTXBUF.

TX_EMPTY: FIFOTXBUF Empty

[0]: FIFOTXBUF not empty.

[1]: FIFOTXBUF empty.

TXFIFO_REM [2:0]: FIFOTXBUF remnant. The number of data in the FIFOTXBUF

TX_FULL	TX_EMPTY	TXFIFO_REM[2:0]	Number of data in FIFOTXBUF
0	1	0	0
0	0	0	1
0	0	1	2
0	0	2	3
0	0	3	4
0	0	4	5
0	0	5	6
0	0	6	7
1	0	7	8

FIFORXSTUS (FIFO RX Status)

Address: 0x50002014

R/W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W	--			--	--	--		
R	--			RX_FULL	RX_EMPTY	RXFIFO_REM[2:0]		
Reset	0	0	0	0	1	0	0	0

RX_FULL: FIFORXBUF Full

[0]: FIFORXBUF not full.

[1]: FIFORXBUF full.

RX_EMPTY: FIFORXBUF Empty

[0]: FIFOTXBUF not empty.

[1]: FIFOTXBUF empty. Read FIFORXBUF will read as 0.

RXFIFO_REM [2:0]: The numbers of data in the FIFORXBUF

RX_FULL	RX_EMPTY	RXFIFO_REM[2:0]	Numbers of data in FIFORXBUF
0	1	0	0
0	0	1	1
0	0	2	2
0	0	3	3
0	0	4	4
0	0	5	5
0	0	6	6
0	0	7	7
1	0	0	8

FIFOTXBUF (FIFO TX Buffer)

Address: 0x50002018

R/W	Bit 15	-----	Bit 0
W	TXBUF[15:0]		
R	--		
Reset	0x0000		

TXBUF[15:0]: FIFOTXBUF is a FIFO register with a width of 16 bits and depth of 8. User can write data to this FIFO and send out via SPI. Refer to 19.5.4 SPI FIFO for details.

FIFORXBUF (FIFO RX Buffer)

Address: 0x5000201C

R/W	Bit 15	-----	Bit 0
W	--		
R	RXBUF[15:0]		
Reset	0x0000		

RXBUF[15:0]: FIFORXBUF is a FIFO register with a width of 16 bits and depth of 8. Data will be saved to FIFORXBUF when SPI received data. User can read out data from FIFORXBUF. Refer to 19.5.4 SPI FIFO for details.

19.5 FUNCTION DESCRIPTION

19.5.1 SPI Master and SPI Slave

SPI Driver can be set to SPI Master (MSTR=1) or SPI Slave (MSTR=0) via MSTR. When SPI Driver is set to SPI Master, SPI_CS and SPI_SCK will be controlled by SPI Driver, and send data via SPI_MOSI, receive data via SPI_MISO. When SPI Driver is set to SPI Slave, SPI_CS and SPI_SCK will be controlled by other SPI, and receive data via SPI_MOSI, send data via SPI_MISO.

19.5.2 SPI_SCK speed

Speed of SPI is decides by speed of SPI_CLK. Speed of SPI_CLK is related to MCU Clock. Speed can be adjusted by SPR2, SPR1 and SPR0:

SPR2	SPR1	SPR0	MCU clock divided by
0	0	0	4
0	0	1	8
0	1	0	16
0	1	1	32
1	0	0	64
1	0	1	128
1	1	0	256
1	1	1	2 (only for SPI Master)

Table 19.3 SPI pins description

For example:

System Clock is 16MHz and SPR2=0, SPR1=0, SPR0=0, speed of SPI_CLK is 4MHz (16MHz / 4). Therefore, speed of SPI is 4M bps.

It needs to be noted, the set SPR2=1, SPR1=1, SPR0=1 is only for SPI Master, SPI Slave does not use this set.

19.5.3 SPI Transmission Format

SPI Transmission Data Length

SPI can set every transmission data length via BIT_LEN[3:0] of SPCR. Data length can be set during 4~16 Bits.

For example:

Each data of SPI will transmit 4 bits when BIT_LEN[3:0]=3.

Each data of SPI will transmit 16 bits when BIT_LEN[3:0]=15.

SPI_CS Setting

In SPI Master, SPI_CS can be set auto selection mode or manual selection mode. Description is as follows:

Auto selection mode: When SSCEN=1, SS0=0, SPI_CS will be pulled low automatically at data is transmitting and SPI_CS will be pulled high automatically at data transmitting is complete. Shown is as following figure:




Figure 19.2 SPI_CS auto selection mode

Manual selection mode: When SSCEN=0, SPI_CS is controlled by SS0, SPI_CS will be pulled low when SS0=0; SPI_CS will be pulled high when SS0=1. Shown is as following figure:




Figure 19.3 SPI_CS manual selection mode

SPI_SCK Setting

SPI can support four kinds of transmission format via CPOL and CPHA of SPCR. SPI_SCK is set by CPOL at idle state. When CPOL=0, SPI_SCK is low at idle state. When CPOL=1, SPI_SCK is high at idle state. CPHA is used to set which number of SPI_SCK to occur changed and start to latch data. When CPHA=0, start to latch data at SPI_SCK occurs changed first time. When CPHA=1, start to latch data at SPI_SCK occurs changed second time.




Figure 19.4 The dotted line represents timing to latch data.

19.5.4 SPI FIFO

The SPI has two separate FIFO, one is SPI TX FIFO, and the other is SPI RX FIFO. These two FIFO are with a width of 16 bits and depth of 8. They can be used to send/receive data continuously.

WP (write point) will move up when data is written to FIFOTXBUF.

WP (write point) will move down when data of SPI Master's MOSI or data of SPI Slave's MISO is sent out.

RP (read point) will move up when data of SPI Master's MISO or data of SPI Slave's MOSI is received.

RP (read point) will move down when data is read.




Figure 19.5 SPI FIFO Architecture descriptions

19.5.5 SPI FIFO interrupt

SPI FIFO interrupt, it must be RXFIFO_INTEN=1 of SPIINT or TXFIFO_INTEN=1 of SPIINT, and SPI_INT=1 of NVIC. Please refer Table 11.2 Interrupt Map Vector Table.

And then, when data number of SPI TX FIFO or data number of SPI RX FIFO reaches to set value of TXFIFO_IL[2:0] or RXFIFO_IL[2:0]. SPI interrupt will be started. User can read TXFIFO_INT_FLAG and RXFIFO_INT_FLAG to determine the interruption is generated by SPI TX FIFO or SPI RX FIFO.

Please be noted, TXFIFO_INT_FLAG and RXFIFO_INT_FLAG should be cleared to zero by user. And then, FIFOTXBUF can be written data or read data from FIFORXBUF.

SPI TX FIFO interrupt condition: TXFIFO_IL[2:0] > TXFIFO_REM[2:0]

SPI RX FIFO interrupt condition: RXFIFO_IL[2:0] < RXFIFO_REM[2:0]

Please refer to 19.5.6.1 SPI Master Transmit data and 19.5.6.2 SPI Master Receive data.

19.5.6 SPI Master Transmit

When SPI Driver is set to SPI Master, data can be written from FIFOTXBUF to SPI TX FIFO and data can be read from SPI RX FIFO via FIFORXBUF. At the same time, state of SPI TX FIFO and SPI RX FIFO can be checked by FIFOTXSTUS and FIFORXSTUS, and write/read data at the right time to keep write/read data continuously.

SPI Master Transmit data

When TX_FULL=0, data can be written to FIFOTXBUF by user. When TX_FULL=1, data can't be written to SPI TX FIFO if user keeps writing data continuously. When there is data in SPI TX FIFO, data will be sent by SPI_MOSI at SPI Master. At the same time, data will be read by SPI_MISO and will be saved to SPI RX FIFO.




Figure 19.6 An example for SPI Master sent data 8 times and set TXFIFO_IL[2:0]=6

SPI Master Receive data

When SPI Master sent data, SPI will receive data and save to SPI RX FIFO at the same time. When RX_FULL=1, data will be not written to SPI RX FIFO.

SSCEN=1

SS0 = 0

SPI_CS

SPI_MISO

RXFIFO_REM [2:0]

Numbers of data
in FIFORXBUF

RX_FULL

RX_EMPTY

FIFORXBUF Read

RXFIFO_INT_FLAG

RXFIFO_IL[2:0] = 1

RXFIFO_IL[2:0] < RXFIFO_REM[2:0]

Write 1 to clean

Figure 19.7 An example SPI Master received data 8 times and set RXFIFO_IL[2:0]=1

19.5.7 SPI Slave Transmit

SPI Slave Transmit data

In SPI Slave mode, data can be written to FIFOTXBUF at SPI idle (there is no send/receive data). Or, data will be error. When TX_FULL=1, data cannot be written to SPI TX FIFO if user keeps writing data continuously. SLAVE_RST=1 can be set by SPI Slave, and SPI TX FIFO WP can be reset to first data position.




Figure 19.8 An example for SPI Slave wrote data 8 times in advance, and sent out data when received data.

SPI Slave Receive data




Figure 19.9 An example for SPI Slave received data 8 times

20. Power Management

The power consumption of A8137M0 comes from two parts. One is RF part and the other is digital part (includes MCU core and peripherals). In the RF part, the sleep mode use the minimum power and the TX or RX mode use the maximum power consumptions. Use changes RF status by setting the strobe command register. Low power operation is enabled through different power modes setting. A8137M0 has various operating mode are referred as normal mode and PM (power manager mode). Table 20.1 shows the impact of different power modes on systems operation.

For CLKSEL[2:0] = 001 ~ 110b, the MCU core clock is the clock sources divide 2 ~ 64. User could adjust the MCU speed to trade-off between the performance and the power consumption. **BEWARE, please choose CLKSEL firstly then enable CKSE to avoid glitch. Please refer the following reference code or contacts AMICCOM's FAE.**

User can enable STOP to freeze MCU core clock and all digital peripherals also stop. MCU can be waked up by hardware reset, KEY wake up, KEYINT or sleep timer (WOR /TWOR). User set sleep timer, WOR or TWOR before enter STOP mode.

Note: Please don't enable STOP and CKSE at the same time.

	MCU speed	16MHz	RAM retention	Back to Normal	LVR	RF
Normal CKSE = 0	16MHz	ON	ON	X ^{*1}	X	X
Normal CKSE = 1	8/4/2/1 MHz IRC/RTC	ON	ON	X	X	X
PM1 STOP = 1 REGAE = 0 PM1S = 1 PM3S = 0	OFF	OFF	ON	H/W reset / KEYINT / Sleep timer	X	OFF
PM2 STOP = 1 REGAE = 0 PM1S = 0 PM3S = 0	OFF	OFF	ON	H/W reset / KEYINT / Sleep timer	X	OFF
PM3 STOP = 1 REGAE = x PM1S = x PM3S = 1	OFF	OFF	ON ^{*2}	H/W reset / wakeup key / Sleep timer	X	OFF

Table 20.1 Power management

Note 1: X means don't care, it can turn on or off by user setting.

Note 2: Partial RAM retention off is selectable.

21. ADC (Analog to Digital Converter)

A8137M0 has 2 built-in ADCs. The first is 8-bits ADC do RSSI measurement as well as carrier detection function. The 8-bits ADC converting time is 20 x ADC clock periods. The second is 8-channel 12-bits SAR ADC.

Bit		Mode	
ADCIO[0]	ARSSI	Standby	RX
0	1	None	RSSI / Carrier detect
1	x	External Input	External Input

Table 21.1 Setting of ADC function

21.1 8 bit ADC

21.1.1 RSSI Measurement

A8137M0 supports 8-bits digital RSSI to detect RF signal strength. RSSI value is stored in ADC [7:0]. A8137M0 automatically averages 2/4/8/16-times (by AVGS setting) for RSSI measurement until A8137M0 exits RX mode. Therefore, maximum RSSI measuring time is (16 x 20 x F_{ADC}). Be aware RSSI accuracy is about ± 6dB.

Auto RSSI measurement for TX Power:

1. Enable ARSSI= 1.
2. Send RX strobe command.
3. In RX mode, average RSSI measurement periodically.
4. Exit RX mode. User can read RSSI value from ADC [7:0] for TX power.




Figure 21.1 RSSI Measurement of TX Power.

Auto RSSI measurement for Background Power:

1. Enable ARSSI= 1.
2. Send RX Strobe command.
3. MCU delays min. 140us.
4. Read digital RSSI value from ADC [7:0] to get background power.
5. Send other Strobe command to let A8137M0 exit RX mode.




Figure 21.2 RSSI Measurement of Background Power.

21.1.2 Carrier Detect

Base on RSSI measurement, user can extend its application to do carrier detect (CD). In Carrier Detect mode, RSSI is refresh every 5 us without 8-times average. If RSSI level is below threshold level (RTH), CD is output high to GIO1 or GIO2 pin to inform MCU that current channel is busy.

Below is a reference procedure:

1. Set CDTH for absolute RSSI threshold level.
2. Set GIO2S = [0010] for Carrier Detect to GIO2 pin.
 - (2-1) Set wanted F_{RXLO} .
 - (2-2) Set CDM (CDM = 0 and hysteresis = 6, or CDM = 1 and hysteresis = 12).
 - (2-3) Enable ARSSI = 1.
 - (2-4) Send RX Strobe command.
 - (2-5) MCU enables a timer delay (min. 100 us).
3. MCU checks GIO2 pin.
 - (3-1) If $ADC \geq CDTH$, GIO2 = 0.
 - (3-2) If $ADC \leq CDTH - CDM$, GIO2 = 1.
 - (3-3) If ADC locates in hysteresis zone, GIO2 = previous state.
4. Exit RX mode.

21.2 12-bits SAR ADC

A8137M0 includes a 12-bit successive approximation A/D converter which enables channel selection from 8 channels. The A/D converter has two operating modes: single mode and continuous mode.

The conversion time in single mode can be determined as follows:

$$T_{conv} = 4 \times 2^{CKS[1:0]} / 16M \times 32$$




Figure 21.3 Single Mode for A/D Conversion.

Measurement for Analog Input:

1. Set ADCIOS for selecting ADC channel.
2. Set MODE12 to select single mode or continuous mode.
3. Enable ADCE.
4. Enable ADCE12.
5. Read ADC output from ADC12 [11:0].

22. Battery Detect

A8137M0 has a built-in battery detector to check supply voltage (REGI pin). The detecting range is 2.0V ~ 2.7V in 8 levels.

Below is the procedure to detect low voltage input (ex. below 2.1V):

1. Enter standby or PLL mode.
2. Set BDV[2:0] = [001] and enable BDE= 1.
3. After 5 us, BDE is auto clear.
4. MCU reads BDF.
If REGI pin > 2.1V,
BDF = 1 (battery high). Else, BDF = 0 (battery low).

AMICCOM CONFIDENTIAL

23.Flash and IAP

A8137M0 build-in 64KB flash ROM that has 16 sectors. Each sector has total 32 pages. Each page has total 32 words (32-bits, 4Bytes). Each word has 32 bits. See Table 23.1as below:

Item	Unit			
	Sectors	Pages	Words	Bytes
Flash Chip	16	1K	32K	128K
Flash Sector	1	32	1K	4K
Flash Page		1	32	128
Word			1	4

Table 23.1 Flash organization

Flash ROM support IAP (in application program). User can use the function of flash library to erase/write flash in application to store data, update code ...etc.

23.1 FLASH LIBRARY

We have 3 IAP function in flash library to use:

23.1.1 Flash Protect

This function can enable flash read protect. User only can read data by 0x00E000E0 from flash in debug mode when flash protect enable. User can disable flash protect by run chip erase in debug mode.

23.1.2 Page Write

User can write data to flash with Page Write. A page will be wrote when page write finish, even only write 1 word to flash. This function can't over page. Page is the minimum unit of flash write. User can't write two or more times in the same page before erase.

23.1.3 Sector Erase

User can erase 1 sector (4KB, 32 pages) flash with Sector Erase. The flash need erase before Page Write. After Sector Erase, all words will erase to '1'.

Function Name	void IAPLIB_FlashProtect(void)
Description	Flash value will all be lock to 0x00E000E0 to avoid code exposure in debug.
Parameters	none
Returns	none
NOTE	Entry into force after reset

Function Name	Uint32 Flash_SectorEraseAndCheck (Uint32 address)
Description	Erase 1 Sector (4KB, 32 pages) Flash and check empty
Parameters	address: After the main code sector area from the next sector to the end
Returns	0: PASS others: FAIL
NOTE	Address must be a Sector start address (Bit11:Bit0 of address need keep 0)

Function Name	Uint32 Flash_PageWriteAndCheck (Uint32 address, Uint32 *Buf)
Description	Write 1 Page (128 bytes, 32x32 bits) data to Flash
Parameters	address: After the main code sector area from the next sector to the end *Buf: Input User data pointer start address
Returns	0: PASS others: FAIL
NOTE	Address must be a Page start address (Bit6:Bit0 of address need keep 0) Must be make sure specified area is empty This function will write 1 page data to flash always.

24. Charger

24.1 Charge cycle

The charge cycle of charger is depicted in Figure 24.1 where 1C charge current can be set by the resistor connected to VRCC pin as below.

$$I_{1c} = \frac{1.2V}{R_{VRCC}} * 875$$

24.1.1 Trickle Charge Mode

If battery voltage < Trickle Charge Threshold Voltage, charger is in Trickle Charge mode and charge current is 0.1C.

24.1.2 Ramp Current Charge Mode

When battery voltage is between Trickle Charge Threshold Voltage and Float voltage, charger enters Ramp Current Charge Mode and charge current is from 1.1C to 1C.

24.1.3 Constant Voltage Charge Mode

When battery voltage reaches Float Voltage, charger switches to Constant Voltage Charge Mode. In this mode, battery voltage keeps constant but charge current decays gradually.

24.1.4 Standby Mode

Once charge current reduces to 0.1C during Constant Voltage Charge Mode, charge is stopped and charger enters Standby Mode.

24.1.5 Re-Charge Mode

If battery voltage drops to Re-Charge Voltage at Standby Mode interval, Re-Charge Mode is active and re-starts charge cycle.




Figure 24.1 Charge cycle

24.2 Charge Protection

If beyond default threshold is detected during charge cycle, protection is triggered. In such case, charger enters Standby Mode to stop charge and associated protection flag is active.

24.2.1 Over-Temperature Protection (OTP)

OTP is triggered if temperature is beyond the threshold which can be set by external thermistor. Please contact AMICCOM's FAE for more detail.

24.2.2 Over-Voltage Protection (OVP)

OVP is triggered if $V_{BAT} > 4.4V$.

24.2.3 Over-Current Protection (OCP)

OCP is triggered if $I_{BAT} > 300mA$.

Below is the procedure to monitor charger state:

1. Set CHAREN=1.
2. When interrupt occur, check interrupt's indicator CHRI_F.
3. If it's charger's interrupt, check the charger's interrupt flags (PCHGF/UVF/SBF/CHGF).

4. Disable the WUE_X of this event, clean the CHRI_F flag.
5. Enable the WUE_X that user want to monitor next time.





Figure 24.2 Charge interrupt block diagram

	No connect		STBY STATE		PCHG STATE		CHG STATE		UV STATE	
PCHGF	0		0		1	WU	0		0	
WUE_PCHG	1		1		1	→ 0	1		1	
UVF	1		0		0		0		1	WU
WUE_UV	0		1		1		1		1	→ 0
SBF	0		1	WU	0		0		0	
WUE_SB	1		1	→ 0	1		1		1	
CHGF	0		0		0		1	WU	0	
WUE_CHG	1		1		1		1	→ 0	1	

Figure 24.3 Monitor Charge's state

25. Application circuit

Below are AMICCOM's ref. design circuits. For more details, please refer AMICCOM standard module , MDA8137M0-Axx.



26. Abbreviations

ADC	Analog to Digital Converter
AIF	Auto IF
FC	Frequency Compensation
AGC	Automatic Gain Control
BER	Bit Error Rate
BW	Bandwidth
CD	Carrier Detect
CHSP	Channel Step
CRC	Cyclic Redundancy Check
CODEC	Coder and Decoder
DAC	Digital to Analog Converter
DC	Direct Current
FEC	Forward Error Correction
FIFO	First in First out
FSK	Frequency Shift Keying
ID	Identifier
ICE	In Circuit Emulator
IF	Intermediate Frequency
ISM	Industrial, Scientific and Medical
LO	Local Oscillator
MCU	Micro Controller Unit
PFD	Phase Frequency Detector for PLL
PLL	Phase Lock Loop
POR	Power on Reset
PWM	Pulse width modulation
RX	Receiver
RXLO	Receiver Local Oscillator
RSSI	Received Signal Strength Indicator
SPI	Serial to Parallel Interface
SYCK	System Clock for digital circuit
TX	Transmitter
TXRF	Transmitter Radio Frequency
VCO	Voltage Controlled Oscillator
XOSC	Crystal Oscillator
XREF	Crystal Reference frequency
XTAL	Crystal

27. Ordering Information


Part No.	Package	Units Per Reel / Tray
A81U37F6101AQ6C/Q	QFN6x6, Pb Free, Tape & Reel, -40°C ~ 85°C	3K
A81U37F6101AQ6C	QFN6x6, Pb Free, Tray, -40°C ~ 85°C	490EA

AMICCOM CONFIDENTIAL

28. Package Information

QFN6*6 48L Outline Dimensions


unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	0.028	0.030	0.031	0.7	0.75	0.8
A ₁	0	0.001	0.002	0.00	0.02	0.05
A ₃	0.009 REF.			0.23REF.		
b	0.006	0.008	0.010	0.15	0.2	0.25
D	0.240			6.1 BSC		
D ₂	0.146	0.177	0.179	3.70	4.50	4.55
E	0.240			6.1BSC		
E ₂	0.146	0.177	0.179	3.70	4.50	4.55
e	0.016BSC			0.4BSC		
L	0.013	0.016	0.020	0.32	0.4	0.50
K	0.008	-	-	0.2	-	-

29. Top Marking Information

- Part No. : A81U37F6101AQ6C
- Pin Count : 48
- Package Type : QFN
- Dimension : 6*6 mm
- Mark Method : Laser Mark
- Character Type : Arial



❖ CHARACTER SIZE : (Unit in mm)

A : 0.65 A1 : 0.75
 B : 0.45 B1 : 1.10
 C1 : 0.3 C2 : 0.4 C3 : 0.3
 D : 0.03
 M : 1.5

YYWW

: DATECODE

X

: PKG HOUSE ID

NNNNNNNNNN

: LOT NO.
 (max. 9 characters)


I=J
 K=L

0.90
 A
 0.78

0.75
 8137
 1.70

30. Reflow Profile

LEAD FREE (GREEN) PROFILE :




Actual Measurement Graph



31. Tape Reel Information


Cover / Carrier Tape Dimension



Unit: mm

TYPE	P	A0	B0	P0	P1	D0	D1	E	F	W	K0	t	Cover tape width
QFN 6*6	12±0.1	6.3±0.1	6.3±0.1	4±0.2	2±0.1	1.5±0.1	1.5±0.5	1.75±0.1	7.5±0.1	16±0.3	1.15±0.2	0.3±0.05	13.3±0.1

REEL DIMENSIONS



Unit: mm

TYPE	G	N	M	D	K	L	R
QFN6*6	17±0.5	102 REF±2.0	2.3±0.2	13.15±0.35	2.0±0.5	330±3.0	19.6±2.9

32. Product Status

Data Sheet Identification	Product Status	Definition
Objective	Planned or Under Development	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	Engineering Samples and First Production	This data sheet contains preliminary data, and supplementary data will be published at a later date. AMICCOM reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
No Identification	Noted Full Production	This data sheet contains the final specifications. AMICCOM reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Obsolete	Not In Production	This data sheet contains specifications on a product that has been discontinued by AMICCOM. The data sheet is printed for reference information only.

RF ICs AMICCOM



Headquarter

10F., No.18, Taiyuan St., Zhubei City, Hsinchu
County 30265, Taiwan, R.O.C.
Tel : 886-3-5601717

Web Site

<http://www.amiccom.com.tw>

